FUHIVI PTU-1594			U.S. DEPAKTMENT UF
COMMERCE (Rev. 07/05) OMB No. 0651-0027 (exp. 06/	30/3008/	01-15-2008	States Patent and Trademark Office
			ents or the new address (es) below.
1. Name of conveying party(S G.G. I GIOTE AND TIGO		ng party(ies):
SILICON VALLEY BANK		103475296	parties attached? ☐Yes ☒ No
		Name: Intrinsity, Inc.	
_	1-11.08	Internal Address	
Individual(s)	AssociationLimited Partnership	Street Address: 11612 Be	as Causa Band Sto II 200
General Partnership	Limited Familiership	Street Address. 11612 B	ee Caves Road Ste II 200
			,
☑ Corporation-State☐ Other		City Austin	JAN 1 1 200R
☐ Other		City : Austin State: TX	
Additional name(s) of conveying	ng parties attached? 🗌 Yes 🔯 No	Country: USA	
3. Nature of conveyance	/ Execution Date(s):	Zip: 78738	
- · · · · · · · · ·			
Execution Date(s): Janua	ry 7, 2008	Association Citizer General Partnership	
☐ Assignment	☐Merger	Limited Partnership	Citizenship
		☑ Corporation Citizer	•
Security Agreement	Change of Name	Other Citizen	
		designation is attached:	n the United States, a domestic representative Yes 🔯 No
Other : Release		(Designations must be a sepa	arate document from assignment)
	registration number(s) and identific		
A. Trademark Application No. 78465981 78466678	(S)	B. Trademark Registration No. 2708216 2832962 2	2799110
78933918 78466709			801275
78934524		2780706 2728084 2	765942
78466651		2906315 2748597	
 Name and address of correspondence concer mailed: 	party to whom ning document should be	6. Total number of appl registrations involve	
Name: Silicon Valley Bai	nk		
Internal Address: HF154		7. Total fee (37 CFR 2.6 Authorized to be char	(b)(6) & 3.41): \$ 680.00
internal Address. III 154			rged by credit card
Street Address: 3003 Tas	man Drive		g-1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1
City: Santa Clara	State: CA ZIP: 95054	8. Payment Information	:
Phone Number: (408) 919	9-0310	a. Credit Card Last 4 N	lumbers
		Expirati	on Date
Fax Number: (408) 654-6 3	313		V6 DATRIE BUBLIOUIS
		b. Deposit Account Numb	
Email Address: svaldivia	gsvb.com	Authorized User Name	ECK Refund Tubal: (\$2,00.06)
	$\Delta M \lambda n / \ell$		` \
9. Signature.		Janı	uary 7, 2008
	gnature	igk √n ± /2 0	Date 98 58 Rul 6986861 78 65381
	Susana Valdivia	Total num	ber of pages including cover ਪ੍ਰਮੁੱਖ ਲੋਵੇਂ
	Name of Person Signing	sheet atta	achments, and document: 4এ%, এর টিল

Documents to be recorded (including cover sheet) should be faxed to (571) 273-0140, or mailed to:Mail Stop Assignment Recordation Services, Director of the USPTO, P.O. Box 1450, Alexandria, VA 22313-1450

RELEASE OF SECURITY AGREEMENT COVERING INTERESTS IN TRADEMARKS

Silicon Valley Bank ("Secured Party"), hereby releases its security interest in the interests of **Intrinsity**, **Inc.** ("Assignor") in the trademarked works set forth in that certain **Intellectual Property And Security Agreement** dated, <u>January 1</u>, <u>2007</u>, executed by Assignor in favor of Secured Party recorded with the United States Department of Commerce, Patent and Trademark Office on February 12, 2007, Reel <u>003485</u>, Frame <u>0227</u>.

Date: Intrinsity, Inc.

SILICON VALLEY BANK

Name: Margaret Fui

Title: Operations Department Manager

INTELLECTUAL PROPERTY SECURITY AGREEMENT

This Intellectual Property Security Agreement (this "Agreement")dated as of November 1 defined in the Loan Agreement) is between SILICON VALLEY BANK ("Bank") and INTRINSITY, INC., a Texas corporation ("Grantor").

RECITALS

- Bank will make advances to Grantor ("Loans") as described in that certain Loan and Security Α. Agreement dated as of even date herewith (as the same may from time to time be further amended, modified, supplemented or restated, the "Loan Agreement"). Capitalized terms not otherwise defined herein shall the meaning set forth in the Loan Agreement.
- Bank's agreement to make such advances is subject to, among other things, Grantor's granting to Bank a security interest in Grantor's Copyrights, Trademarks, Patents, and Mask Works and other intellectual property (the "Intellectual Property Collateral").
- C. Grantor has granted Bank a security interest in all of its right, title and interest, presently existing or later acquired to all the Collateral.

AGREEMENT

Grantor grants Bank a security interest in all of its right, title and interest in its Intellectual Property Collateral (such as the Copyrights, Patents, Trademarks and Mask Works listed on Schedules A, B, C and D), and all proceeds (such as license royalties and proceeds of infringement suits), the right to sue for past, present and future infringements rights throughout the world and all reissues, divisions, continuations, renewals, extensions and continuations-in-part.

This security interest is granted in conjunction with the security interest granted under the Loan Agreement. Bank's rights and remedies in the security interest are in addition to those in the Loan Agreement and the other Loan Documents, and those available in law or equity. Bank's rights powers and interests are cumulative with every right, power or remedy provided here. Bank's exercise of its rights, powers or remedies in this Agreement, the Loan Agreement or any other Loan Document, does not preclude the simultaneous or later exercise of any or all other right, power or remedy.

BANK: **GRANTOR:**

SILICON VALLEY BANK

INTRINSITY, INC., (Senature)

EXHIBIT A

Copyrights

Description

Registration/Application
Number

Registration/Application <u>Date</u>

NONE

EXHIBIT B

Patents

Description

Registration/Application
Number

 $\begin{array}{c} \textbf{Registration/Application} \\ \underline{\textbf{Date}} \end{array}$

1

Wednesday, January 03, 200)7		Patent List		* Page:
Client-Matter/Subcase Country Name	Case Type	Application Number/Date	Publication Number/Date	Patent Number/Date	Status Expiration Date
31876-0101/0	ORD	09/209,967	41	6,124,735	Granted
United States of America		10-Dec-1998		26-Sep-2000	10-Dec-2018
			Title: Method and Apparate Isolation	us for a N-Nary Logic Circ	cuit Using Capacitance
31876-0102/0	ORD	09/209,207		6,107,835	Granted
United States of America		10-Dec-1998	Title: Operation-Independe	22-Aug-2000 ant Power Consumption	10-Dec-2018
31876-0103/0	ORD	09/073,478		6,202,194	Granted
United States of America		06-May-1998		13-Mar-2001	06-May-2018
			Title: Method and Apparate	us for Routing 1 of N Sign	als
31876-0104/0	ORD	09/073,479		6,211,456	Granted
United States of America		06-May-1998	That Make I and America	03-Apr-2001	06-May-2018
			Title: Method and Apparate	us for Kouting 1 of 4 Signa	iis
31876-0106/0	ORD	09/019,278		6,911,846	Granted
United States of America		05-Feb-1998		28-Jun-2005	07-Aug-2021
			Title: Method and Apparat	us for a 1 of N Signal	
31876-0107/0	ORD	09/019,244		6,069,497	Granted
United States of America		05-Feb-1998		30-May-2000	05-Feb-2018
			Title: Method and Apparat	us for an N-Nary Logic Ci	reuit Using I of N Signals
31876-0108/0	ORD	09/179,330		6,118,304	Granted
United States of America		27-Oct-1998	Title Mathod and Amount	12-Sep-2000	27-Oct-2018
			Title: Method and Apparat	us for Logic Synchronizati	on
31876-0109/1	ORD	09/206,905		6,429,795	Granted
United States of America		07-Dec-1998	great, by all the con-	06-Aug-2002	07-Dec-2018
			Title: Method and Apparat into Test Stimulus Pa encoded Inputs	us for Transforming Pseud atterns Appropriate for Cir-	
31876-0111/1	ORD	09/206,900		6,295,622	Granted
United States of America		07-Dec-1998		25-Sep-2001	07-Dec-2018
			Title: Method and Apparat into Test Stimulus Pa encoded Inputs	us for Transforming Pseud atterns Appropriate for Cir	
31876-0112/0	ORD	09/124,207		6,088,830	Granted
United States of America		28-Jul-1998		11-Jul-2000	28-Jul-2018
			Title: Method and Apparat	us for Speed Detection Cir	cuitry

Inited States of America 28-Oct-1998	Country Name	Case Type	Application Number/Date	Publication Number/Date	Patent Number/Date	Status Expiration Date
### Title: A Method and Apparatus for a Late Pipeline Enhanced Floating Point United States of America 18.Nov-1998	31876-0113/1	ORD	09/181,406		6,460,134	Granted
ORD 09/195,752 6,301,600 Granted	United States of America		28-Oct-1998			
18-Nov-1998				Title: A Method and Appara	atus for a Late Pipeline En	nhanced Floating Point Uni
Title: Method and Apparatus for a Dynamic Partitionable Saturating Adder/Subtractor	31876-0117/1	ORD	09/195,752			
Adder/Subtractor Adder/Subtr	United States of America		18-Nov-1998			
18-Nov-1998 10-Jul-2001 18-Nov-2018					s for a Dynamic Partition	able Saturating
Title: Method and Apparatus for TLB Memory Ordering S1876-0120/1	31876-0118/1	ORD	09/195,779		6,260,131	Granted
ORD 09/195,757 6,334,183 Granted 25-Dec-2001 18-Nov-2018 Title: Method and Apparatus for Partial Register Write Handling	United States of America		18-Nov-1998		10-Jul-2001	18-Nov-2018
18-Nov-1998 25-Dec-2001 18-Nov-2018 Title: Method and Apparatus for Partial Register Write Handling				Title: Method and Apparatu	s for TLB Memory Order	ing
### Title: Method and Apparatus for Partial Register Write Handling #### Apparatus for Partial Register Write Handling ###################################	31876-0120/1	ORD	09/195,757		6,334,183	Granted
Sil876-0121/1	United States of America		18-Nov-1998			
Cinited States of America 24-Jul-1998 27-Mar-2001 24-Jul-2018				Title: Method and Apparatu	s for Partial Register Writ	te Handling
### Title: Method and Apparatus for Two Stage Address Generation 31876-0123/1	31876-0121/1	ORD	09/122,504		6,209,076	Granted
ORD 09/191,813 6,272,653 Granted			24-Jul-1998			
United States of America 13-Nov-1998 77-Aug-2001 13-Nov-2018 Title: Method and Apparatus for Built-In Self-Test of Logic Circuitry 01876-0125/1 United States of America 22-Jul-1998 78-Peb-1998 79-Aug-2001 13-Nov-2018 Title: Method and Apparatus for Built-In Self-Test of Logic Circuitry 06-Feb-2001 22-Jul-2018 Title: Method and Apparatus for Parallel Normalization and Rounding Technique for Floating Point Arithmetic Operations 18876-0126/0 United States of America 78-Peb-1998 79-Jan-2001 22-Jul-2018 Title: A Method and Apparatus for Selecting an Intermediate Result for Parallel Normalization and Rounding Technique for Floating Point Arithmetic Operations 18876-0127/0 United States of America 08-Peb-1998 79-Jan-2001 70-Peb-2018 Title: Method and Apparatus for an N-Nary Logic Circuit Using 1 of 4 Signals Title: Method and Apparatus for an N-Nary Logic Circuit Using 1 of 4 Signals Title: Method and Apparatus for an N-Nary Logic Circuit Using 1 of 4 Signals				Title: Method and Apparatu	s for Two Stage Address	Generation
Title: Method and Apparatus for Built-In Self-Test of Logic Circuitry ORD 09/120,775 6,185,593 Granted United States of America 22-Jul-1998 06-Feb-2001 22-Jul-2018 Title: Method and Apparatus for Parallel Normalization and Rounding Technique for Floating Point Arithmetic Operations Title: A Method and Apparatus for Selecting an Intermediate Result for Parallel Normalization and Rounding Technique for Floating Point Arithmetic Operations Title: A Method and Apparatus for Selecting an Intermediate Result for Parallel Normalization and Rounding Technique for Floating Point Arithmetic Operations Title: Method and Apparatus for Selecting an Intermediate Result for Parallel Normalization and Rounding Technique for Floating Point Arithmetic Operations Title: Method and Apparatus for an N-Nary Logic Circuit Using 1 of 4 Signals Title: Method and Apparatus for an N-Nary Logic Circuit Using 1 of 4 Signals Title: Method and Apparatus for an N-Nary Logic Circuit Using 1 of 4 Signals	31876-0123/1	ORD				
ORD 09/120,775 6,185,593 Granted	United States of America		13-Nov-1998	Tid. Mathed and America		
United States of America 22-Jul-1998 06-Feb-2001 22-Jul-2018 Title: Method and Apparatus for Parallel Normalization and Rounding Technique for Floating Point Arithmetic Operations 31876-0126/0 United States of America ORD 09/120,771 6,173,299 Granted 09-Jan-2001 22-Jul-2018 Title: A Method and Apparatus for Selecting an Intermediate Result for Parallel Normalization and Rounding Technique for Floating Point Arithmetic Operations 31876-0127/0 United States of America ORD 09/019,355 6,066,965 Granted United States of America Title: Method and Apparatus for an N-Nary Logic Circuit Using 1 of 4 Signals Title: Method and Apparatus for an N-Nary Logic Circuit Using 1 of 4 Signals 12-Aug-1999 19-Mar-2002 12-Aug-2019				Ime: Method and Apparatu	is for Bunt-in Sen-Test of	Logic Circuity
Title: Method and Apparatus for Parallel Normalization and Rounding Technique for Floating Point Arithmetic Operations 31876-0126/0 United States of America ORD OPJ120,771 6,173,299 Granted 09-Jan-2001 22-Jul-2018 Title: A Method and Apparatus for Selecting an Intermediate Result for Parallel Normalization and Rounding Technique for Floating Point Arithmetic Operations 31876-0127/0 ORD OPJ019,355 O	31876-0125/1	ORD				
Technique for Floating Point Arithmetic Operations 31876-0126/0 ORD 09/120,771 6,173,299 Granted United States of America 22-Jul-1998 09-Jan-2001 22-Jul-2018 Title: A Method and Apparatus for Selecting an Intermediate Result for Parallel Normalization and Rounding Technique for Floating Point Arithmetic Operations 31876-0127/0 ORD 09/019,355 6,066,965 Granted United States of America 05-Feb-1998 23-May-2000 05-Feb-2018 Title: Method and Apparatus for an N-Nary Logic Circuit Using 1 of 4 Signals 31876-0129/1 ORD 09/373,516 6,360,315 Granted United States of America 12-Aug-1999 19-Mar-2002 12-Aug-2019	United States of America		22-Jul-1998	Tid Mathadand Anname		
United States of America 22-Jul-1998 09-Jan-2001 22-Jul-2018 Title: A Method and Apparatus for Selecting an Intermediate Result for Parallel Normalization and Rounding Technique for Floating Point Arithmetic Operations 31876-0127/0 United States of America ORD 09/019,355 05-Feb-1998 7itle: Method and Apparatus for an N-Nary Logic Circuit Using 1 of 4 Signals Title: Method and Apparatus for an N-Nary Logic Circuit Using 1 of 4 Signals 31876-0129/1 ORD 09/373,516 6,360,315 Granted United States of America 12-Aug-1999 19-Mar-2002 12-Aug-2019						
Title: A Method and Apparatus for Selecting an Intermediate Result for Parallel Normalization and Rounding Technique for Floating Point Arithmetic Operations 31876-0127/0 ORD 09/019,355 05-Feb-1998 Title: Method and Apparatus for an N-Nary Logic Circuit Using 1 of 4 Signals Title: Method and Apparatus for an N-Nary Logic Circuit Using 1 of 4 Signals 080 09/373,516 09/373,516 09/373,516 09/373,516 09/373,516 09/373,516 09/373,516 09/373,516 09/373,516 09/373,516 09/373,516 09/373,516 09/373,516 09/373,516 09/373,516 09/373,516 09/373,516 09/373,516 09/373,516	31876-0126/0	ORD			6,173,299	
Normalization and Rounding Technique for Floating Point Arithmetic Operations 31876-0127/0 ORD 09/019,355 6,066,965 Granted United States of America 05-Feb-1998 23-May-2000 05-Feb-2018 Title: Method and Apparatus for an N-Nary Logic Circuit Using 1 of 4 Signals 31876-0129/1 ORD 09/373,516 6,360,315 Granted United States of America 12-Aug-1999 19-Mar-2002 12-Aug-2019	United States of America		22-Jul-1998			
United States of America 05-Feb-1998 Title: Method and Apparatus for an N-Nary Logic Circuit Using 1 of 4 Signals 31876-0129/1 ORD 09/373,516 09/373,516 09/373,516 12-Aug-1999 19-Mar-2002 12-Aug-2019				Normalization and Ro		
Title: Method and Apparatus for an N-Nary Logic Circuit Using 1 of 4 Signals 31876-0129/1 ORD 09/373,516 6,360,315 Granted United States of America 12-Aug-1999 19-Mar-2002 12-Aug-2019	31876-0127/0	ORD	09/019,355		6,066,965	Granted
31876-0129/1 ORD 09/373,516 6,360,315 Granted United States of America 12-Aug-1999 19-Mar-2002 12-Aug-2019	United States of America		05-Feb-1998		-	
United States of America 12-Aug-1999 19-Mar-2002 12-Aug-2019				Title: Method and Apparatu	s for an N-Nary Logic Ci	rcuit Using 1 of 4 Signals
<i>a</i>	876-0129/1					
revier Affair and Aman and	31876-0129/1	ORD				

Wednesday, January 03, 20			Patent List	Tarry and array of	Page:
Client-Matter/Subcase Country Name	Case Type	Application Number/Date	Publication Number/Date	Patent Number/Date	Status Expiration Date
31876-0130/0	ORD	09/120,814		6,175,847	Granted
United States of America		22-Jul-1998		16-Jan-2001	22-Jul-2018
			Title: Shifting for Parallel I Point Arithmetic Ope		ng Technique for Floating
31876-0131/0	ORD	09/209,935		6,334,136	Granted
United States of America		11-Dec-1998	mus. D 's 2 t 1 D.	25-Dec-2001	11-Dec-2018
			Title: Dynamic 3-Level Par	rtial Result Merge Adder	
31876-0132/0	ORD	09/206,830		6,347,327	Granted
United States of America		07-Dec-1998	Tist. Mothed and Amount	12-Feb-2002	07-Dec-2018
			Title: Method and Apparate	us for N-nary incrementor	
31876-0133/0	ORD	09/179,745		6,288,589	Granted
United States of America		27-Oct-1998		11-Sep-2001	27-Oct-2018
			Title: Method and Apparat	us for Generating Clock Si	gnals
31876-0134/0	ORD	09/181,405		6,275,838	Granted
United States of America		28-Oct-1998		14-Aug-2001	28-Oct-2018
			Title: A Method and Appar Graphics and Integer		ting Point Unit with
31876-0135/0	ORD	09/207,806		6,104,642	Granted
United States of America		09-Dec-1998		15-Aug-2000	09-Dec-2018
			Title: Method and Apparat	us for 1 of 4 Register File 1	Design
31876-0136/0	ORD	09/210,408		6,289,497	Granted
United States of America		11-Dec-1998		11-Sep-2001	11-Dec-2018
			Title: Method and Apparat	us for N-nary Hardware Do	escription Language
31876-0137/0	ORD	09/150,389		6,118,716	Granted
United States of America		09-Sep-1998		12-Sep-2000	09-Sep-2018
			Title: Method and Apparat	us for an Address Triggere	ed RAM Circuit
31876-0139/0	ORD	09/179,626		6,233,707	Granted
United States of America		27-Oct-1998	en e	15-May-2001	27-Oct-2018
			Title: Method and Apparat Tested when Stoppin	us that Allows the Logic S ng or Starting the Logic Ga	
31876-0140/0	ORD	09/405,618		7,031,897	Granted
United States of America		24-Sep-1999		18-Apr-2006	13-Mar-2021
			Title: Software Modeling of Values	of Logic Signals Capable o	f Holding More than Two

Wednesday, January 03, 2	007		Patent List		Page
Client-Matter/Subcase Country Name	Case Type	Application Number/Date	Publication Number/Date	Patent Number/Date	Status Expiration Date
31876-0144/0	ORD	09/120,776		6,151,615	Granted
United States of America		22-Jul-1998		21-Nov-2000	22-Jul-2018
			Title: A Method and Appar Parallel Normalization Arithmetic Operation	on and Rounding Techniqu	
31876-0145/0	ORD	09/206,463		6,269,387	Granted
United States of America		07-Dec-1998		31-Jul-2001	07-Dec-2018
			Title: Method and Apparate	us for a 3-Stage 32-Bit Add	der
31876-0146/0	ORD	09/150,720		6,219,687	Granted
United States of America		10-Sep-1998		17-Apr-2001	10-Sep-2018
			Title: Method and Apparate	us for an N-Nary Sum/HPC	G Gate
31876-0147/0	ORD	09/206,539		6,324,239	Granted
United States of America		07-Dec-1998		27-Nov-2001	07-Dec-2018
			Title: Method and Apparate	us for a 1 of 4 Shifter	
31876-0148/0	ORD	09/186,843		6,275,841	Granted
United States of America		05-Nov-1998		14-Aug-2001	05-Nov-2018
			Title: 1 of 4 Multiplier		
31876-0149/0	ORD	09/123,742		6,404,233	Granted
United States of America		28-Jul-1998		11-Jun-2002	28-Jul-2018
			Title: Method and Apparat	us for Logic Circuit Transi	tion Detection
31876-0150/0	ORD	09/150,717		6,219,686	Granted
United States of America		10-Sep-1998		17-Apr-2001	10-Sep-2018
			Title: Method and Apparat	us for an N-nary Sum/HPC	G Adder/Subtractor Gate
31876-0151/0	ORD	09/150,829		6,216,146	Granted
United States of America		10-Sep-1998		10-Apr-2001	10-Sep-2018
			Title: Method and Apparat	us for an N-Nary Adder G	fate
31876-0152/0	ORD	09/150,575		6,223,199	Granted
United States of America		10-Sep-1998		24-Apr-2001	10-Sep-2018
			Title: Method and Apparat	us for an N-nary HPG Gat	e
31876-0153/0	ORD	09/150,162		6,069,836	Granted
United States of America		09-Sep-1998	emile selections	30-May-2000	09-Sep-2018
			Title: Method and Apparat Generation	us for a KAM Circuit havi	ng N-NAKY Word Line

Client-Matter/Subcase Country Name	Case Type	Application Number/Date	Publication Number/Date	Patent Number/Date	Status Expiration Date
31876-0154/0	ORD	09/150,258		6,046,931	Granted
United States of America		09-Sep-1998		04-Apr-2000	09-Sep-2018
			Title: Method and Apparate	us for a RAM Circuit Havi	ng N-Nary Output Interfa
31876-0156/0	ORD	09/206,906		6,216,147	Granted
United States of America		07-Dec-1998	Tit Maked and America	10-Apr-2001	07-Dec-2018
			Title: Method and Apparate	us for an in-inary Magnitud	e Comparator
31876-0157/0	ORD	09/206,631		6,154,120	Granted
United States of America		07-Dec-1998		28-Nov-2000	07-Dec-2018
			Title: Method and Apparate	us for an N-nary Equality (Comparator
31876-0159/0	ORD	09/195,751		6,272,514	Granted
United States of America		18-Nov-1998		07-Aug-2001	18-Nov-2018
			Title: Method and Apparate Boundaries	us for Interruption of Carry	Propagation on Partition
31876-0160/0	ORD	09/195,024		6,301,597	Granted
United States of America		18-Nov-1998		09-Oct-2001	18-Nov-2018
			Title: Method and Apparat	us for Saturation in an N-n	ary Adder/Subtractor
31876-0161/0	ORD	09/195,758		6,370,632	Granted
United States of America		18-Nov-1998		09-Apr-2002	18-Nov-2018
			Title: Method and Apparat Hierarchical Memory		l Memory Model in
31876-0162/0	ORD	09/210,410		6,367,065	Granted
United States of America		11-Dec-1998		02-Apr-2002	11-Dec-2018
			Title: Method and Apparat Precharge Circuit Ev		t Design Tool with
31876-0163/0	ORD	09/210,024		6,345,381	Granted
United States of America		11-Dec-1998		05-Feb-2002	11-Dec-2018
			Title: Method and Apparat	us for a Logic Circuit Desi	gn Tool
31876-0164/0	ORD	09/373,840		6,457,170	Granted
United States of America		13-Aug-1999		24-Sep-2002	13-Aug-2019
			Title: Software System Bu Users in a Software I	ild Method and Apparatus Development Environment	
31876-0165/1	ORD	09/406,016		6,594,803	Granted
United States of America		24-Sep-1999	Title: Method and Apparat Monitor	15-Jul-2003 us that Reports Multiple S	24-Sep-2019 tatus Events with a Singl

Client-Matter/Subcase	Case	Application	Publication	Patent	Status
Country Name	Туре	Number/Date	Number/Date	Number/Date	Expiration Date
31876-0167/0	CON	09/291,659		6,115,294	Granted
United States of America		14-Apr-1999		05-Sep-2000	09-Dec-2018
			Title: Method and Apparatu	is for Multi-bit Register Co	ell
31876-0171/1	ORD	09/468,760		6,412,085	Granted
United States of America		21-Dec-1999		25-Jun-2002	21-Dec-2019
			Title: Method and Apparatu Initializes the Logic i	is for a Special Stress Mod into a Functionally Illegal	
31876-0172/0	ORD	09/406,017		6,889,180	Granted
United States of America		24-Sep-1999		03-May-2005	13-Mar-2021
			Title: Method and Apparatu Event to a Database	is for a Monitor that Detec	ets and Reports a Status
31876-0173/2	CON	10/300,289	US20040006753	7,053,664	Allowed
United States of America		20-Nov-2002	08-Jan-2004	30-May-2006	22-Mar-2024
			Title: Null Value Propagati	on for FAST14 Logic	
31876-0174/0	CIP	09/468,972		6,271,683	Granted
United States of America		21-Dec-1999		07-Aug-2001	21-Dec-2019
			Title: Dynamic Logic Scan	Gate Method and Apparau	tus
31876-0178/1	ORD	09/496,008		6,622,240	Granted
United States of America		01-Feb-2000		16-Sep-2003	01-Feb-2020
			Title: Method and Apparate	is for Pre-Branch Instructi	on
31876-0181/1	ORD	09/398,618		6,567,835	Granted
United States of America		17-Sep-1999		20-May-2003	17-Sep-2019
			Title: Method and Apparatu	us for a 5:2 Carry-Save-Ac	lder (CSA)
31876-0182/0	ORD	09/374,588		6,438,743	Granted
United States of America		13-Aug-1999		20-Aug-2002	13-Aug-2019
			Title: Method and Apparate a Networked Softwar	us for Object Cache Regist e Development Environm	
31876-0183/0	ORD	09/405,474		6,604,065	Granted
United States of America		24-Sep-1999		05-Aug-2003	24-Sep-2019
			Title: Multiple-State Simul	ation for Non-Binary Logi	ic
31876-0185/2	PCT	EP19990951988	EP1135859	EP1135859	Granted
European Patent Convention		12-Oct-1999	26-Sep-2001	07-Apr-2004	12-Oct-2019
			Title: Method and Apparate	is for Logic Synchronizati	on

Client-Matter/Subcase Country Name	Case Type	Application Number/Date	Publication Number/Date	Patent Number/Date	Status Expiration Date
31876-0185/2	EPC	EP19990951988	EP1135859	EP1135859	Granted
France		12-Oct-1999	26-Sep-2001	07-Apr-2004	12-Oct-2019
			Title: Method and Apparat	us for Logic Synchronization	on
31876-0185/2	EPC	EP19990951988	EP1135859	EP1135859	Granted
Germany		12-Oct-1999	26-Sep-2001 Title: Method and Apparat	07-Apr-2004 us for Logic Synchronizati	12-Oct-2019 on
31876-0185/1	PCT	2000-578908			Pending
Japan	10.	12-Oct-1999			B
· · · · ·			Title: Method and Apparat	us for Logic Synchronizati	on
31876-0185/2	EPC	EP19990951988	EP1135859	EP1135859	Granted
United Kingdom		12-Oct-1999	26-Sep-2001	07-Apr-2004	12-Oct-2019
			Title: Method and Apparat	us for Logic Synchronizati	on
31876-0189/1	ORD	09/527,653		6,557,021	Granted
United States of America		17-Mar-2000		29-Apr-2003	17-Mar-2020
			Title: Rounding Anticipate	or for Floating Point Opera	tions
31876-0190/0	CIP	09/468,759		6,415,405	Granted
United States of America		21-Dec-1999		02-Jul-2002	21-Dec-2019
			Title: Method and Appara Embedded Scan Gat		ed Dynamic Logic Usin
31876-0194/1	ORD	09/546,412		6,499,044	Granted
United States of America		10-Apr-2000		24-Dec-2002	10-Apr-2020
			Title: Leading Zero/One A	anticipator for Floating Poi	nt Operations
31876-0199/1	ORD	10/155,042	2002/0178428	6,732,346	Granted
United States of America		24-May-2002	28-Nov-2002	04-May-2004	12-Oct-2022
			Title: Generation of Route	Rules	
31876-0206/1	PCT	EP19990966138	EP1236278		Published
European Patent Convention		10-Jun-2002	04-Sep-2002	. ,	
			Title: Method and Appara	tus for an N-Nary Logic Ci	reuit
31876-0206/2	PCT	2001-543857	2004-524713		Published
Japan		09-Jun-2002	12-Aug-2004	tua fan an NI NI I C	irovit
			Title: Method and Appara	tus for an in-Nary Logic C	ircuit
31876-0217/0	CON	09/458,763		6,252,425	Granted
United States of America		10-Dec-1999	Title: Method and Appara	26-Jun-2001	05-Feb-2018

Client-Matter/Subcase Country Name	Case Type	Application Number/Date	Publication Number/Date	Patent Number/Date	Status Expiration Date
31876-0219/0	DIV	09/458,766		6,181,596	Granted
United States of America		10-Dec-1999		30-Jan-2001	09-Sep-2018
			Title: Method and A	pparatus for a RAM Circuit Hav	ring N-Nary Output Interfac
31876-0221/0	CON	09/503,397		6,349,387	Granted
United States of America		14-Feb-2000		19-Feb-2002	28-Jul-2018
			Title: Dynamic Adju	istment of the Clock Rate in Log	ge Circuits
31876-0223/0	CON	09/587,729		6,571,378	Granted
United States of America		05-Jun-2000		27-May-2003	10-Dec-2018
			Title: Method and A Isolation	pparatus for a N-Nary Logic Cir	cuit Using Capacitance
31876-0224/0	CON	09/586,638		6,268,746	Granted
United States of America		05-Jun-2000		31-Jul-2001	27-Oct-2018
			Title: Method and A	pparatus for Logic Synchronizat	tion
31876-0230/1	ORD	10/187,879	US200301104	.04 6,956,406	Granted
United States of America		02-Jul-2002	12-Jun-2003	18-Oct-2005	11-Nov-2023
			Title: Static Storage	Element for Dynamic Logic	
31876-0232/1	ORD	09/844,686	2002/0067187	6,445,213	Granted
United States of America		27-Apr-2001	06-Jun-2002	03-Sep-2002	27-Apr-2021
				pparatus For Calculating Dynan Using Time Borrowing	nic Logic Block Propagatio
31876-0233/0	CIP	09/901,411	2001/0039635	6,745,357	Granted
United States of America		09-Jul-2001	08-Nov-2001	01-Jun-2004	20-Feb-2021
			Title: Dynamic Logi	ic Scan Gate Method and Appara	atus
31876-0245/2	ORD	10/164,040	2002/0198911	6,898,691	Granted
United States of America		06-Jun-2002	26-Dec-2002	24-May-2005	27-Sep-2023
			Title: Rearranging D	Data Between Vector and Matrix	Forms in a SIMD Matrix
31876-0262/1	ORD	10/177,527	2003/0046645	<u> </u>	Published
United States of America		21-Jun-2002	06-Mar-2003		
				nger that Creates and Executes S Digital Simulation	tate Machine-Based Monito
31876-0263/1	ORD	09/966,049	2002/0040285	7,099,812	Granted
United States of America		28-Sep-2001	04-Apr-2002	29-Aug-2006	08-May-2024
			Title: Grid that Trac	ks the Occurrence of a N-Dimen	nsional Matrix of

Wednesday, January 03,2	007		Patent List		Page: 9
Client-Matter/Subcase Country Name	Case Type	Application Number/Date	Publication Number/Date	Patent Number/Date	Status Expiration Date
31876-0264/1	ORD	09/965,945	2003/0023396	6,728,654	Granted
United States of America		28-Sep-2001	30-Jan-2003	27-Apr-2004	03-Apr-2022
			Title: Random Number Ind Software Call Sequen		tus that Eliminates
31876-0265/1	ORD	10/186,770	2003/0042935	6,714,045	Granted
United States of America		01-Jul-2002	06-Mar-2003	30-Mar-2004	01-Jul-2022
			Title: Static Transmission	of FAST14 Logic 1 of N S	ignals
31876-0267/0	ORD	10/177,448	2003/0122584		Published
United States of America		21-Jun-2002	03-Jul-2003		
			Title: Software Program th a Linear Index	at Transforms an N-Dimer	nsional Matrix of Integers to
31876-0274/1	ORD	10/738,281	US20040139423		Published
United States of America		16-Dec-2003	15-Jul-2004		
			Title: Expansion Syntax		•
31876-0275/1	ORD	10/738,278	2005/0060128-A1		Published
United States of America		16-Dec-2003	17-Mar-2005		
			Title: Physical Realization Partitioning	of Dynamic Logic Using l	Parameterized Tile

EXHIBIT C

Trademarks

Description

Registration/Application Number

Registration/Application <u>Date</u>

1

rademark	Client-Matter/Subcase Country Name	Status Class(es)	Application Number/Date	Registration Number/Date
ADAPTIVE SIGNAL PROCESSOR		Registered	78/114,358	2,708,216
IDAI TIVE SIGNAL I ROCESSOR	United States of America	009	12-Mar-2002	15-Apr-2003
Build14	31876-0283/	Allowed	78/465,981	
	United States of America	009, 041	11-Aug-2004	
FAST14	31876-0261/	Registered	78/065,724	2,738,968
	United States of America	009	25-May-2001	15-Jul-2003
FASTCORE	31876-0288/0	Pending	78/933,918	
	United States of America	009	20-Jul-2006	
FASTMATH	31876-0268/	Registered	78/114,059	2,780,706
	United States of America	009	11-Mar-2002	04-Nov-2003
FASTMATH-LP	31876-0278/	Registered	78/252,134	2,906,315
	United States of America	009, 016	20-May-2003	30-Nov-2004
FASTWARE	31876-0289/0	Pending	78/934,524	
	United States of America	009	21-Jul-2006	
Finish14	31876-0284/	Allowed	78/466,651	
	United States of America	009, 041	12-Aug-2004	
IN	31876-0227/	Registered	78/007,766	2,801,275
	United States of America	009	11-May-2000	30-Dec-2003
IN	31876-0228/	Registered	78/032,605	2,832,962
	United States of America	009	26-Oct-2000	13-Apr-2004
INTRINSITY	31876-0220/	Registered	75/895,354	2,769,500
	United States of America	009	13-Jan-2000	30-Sep-2003
INTRINSITY	31876-0225/	Registered	78/007,731	2,728,084
	United States of America	009	11-May-2000	17-Jun-2003
INTRINSITY	31876-0226/	Registered	78/007,760	2,748,597
	United States of America	009	11-May-2000	05-Aug-2003
ION RING	31876-0270/	Registered	78/119,352	2,765,942
	United States of America	009	03-Apr-2002	16-Sep-2003
NDL	31876-0246/	Registered	78/065,636	2,799,110
	United States of America	009	24-May-2001	23-Dec-2003

Wednesday, January	03, 2007 Tra c	lemark/List		
Trademark	Client-Matter/Subcase Country Name	Status Class(es)	Application Number/Date	Registration Number/Date
Plan14	31876-0285/	Allowed	78/466,678	
	United States of America	009, 041	12-Aug-2004	
Sim14	31876-0286/	Allowed	78/466,709	
	United States of America	009, 041	12-Aug-2004	

EXHIBIT D

Mask Works

Registration/Application
Number

Description

Registration/Application <u>Date</u>

None

RECORDED: 01/11/2008