

TRADEMARK ASSIGNMENT

Electronic Version v1.1
 Stylesheet Version v1.1

SUBMISSION TYPE:	NEW ASSIGNMENT
NATURE OF CONVEYANCE:	SECURITY INTEREST

CONVEYING PARTY DATA

Name	Formerly	Execution Date	Entity Type
NetLogic Microsystems, Inc.		07/17/2009	CORPORATION: DELAWARE
NetLogic Microsystems International Limited		07/17/2009	COMPANY: BRITISH VIRGIN ISLANDS
NetLogic Microsystems Caymans Limited		07/17/2009	COMPANY: CAYMAN ISLANDS

RECEIVING PARTY DATA

Name:	Silicon Valley Bank
Street Address:	3003 Tasman Drive
City:	Santa Clara
State/Country:	CALIFORNIA
Postal Code:	95054
Entity Type:	CORPORATION: DELAWARE

PROPERTY NUMBERS Total: 5

Property Type	Number	Word Mark
Registration Number:	3373724	CYNAPSE
Registration Number:	2948974	MINI-KEY
Registration Number:	2810999	ZERO TABLE MANAGEMENT
Registration Number:	2714043	ZTM
Registration Number:	2903869	AELUROS

CORRESPONDENCE DATA

Fax Number: (415)693-2222
Correspondence will be sent via US Mail when the fax attempt is unsuccessful.
 Phone: 4156932440
 Email: crhem@cooley.com
 Correspondent Name: Cooley Godward Kronish LLP
 Address Line 1: 101 California Street, 5th Floor

CH \$140.00 3373724

Address Line 4: San Francisco, CALIFORNIA 94111

ATTORNEY DOCKET NUMBER:	SVB/NETLOGIC 194491-122
NAME OF SUBMITTER:	C. Rhem
Signature:	/CR/
Date:	07/17/2009

Total Attachments: 64

source=US_Intellectual_Property_Security_Agreement_NetLogic_#page1.tif
source=US_Intellectual_Property_Security_Agreement_NetLogic_#page2.tif
source=US_Intellectual_Property_Security_Agreement_NetLogic_#page3.tif
source=US_Intellectual_Property_Security_Agreement_NetLogic_#page4.tif
source=US_Intellectual_Property_Security_Agreement_NetLogic_#page5.tif
source=US_Intellectual_Property_Security_Agreement_NetLogic_#page6.tif
source=US_Intellectual_Property_Security_Agreement_NetLogic_#page7.tif
source=US_Intellectual_Property_Security_Agreement_NetLogic_#page8.tif
source=US_Intellectual_Property_Security_Agreement_NetLogic_#page9.tif
source=US_Intellectual_Property_Security_Agreement_NetLogic_#page10.tif
source=US_Intellectual_Property_Security_Agreement_NetLogic_#page11.tif
source=US_Intellectual_Property_Security_Agreement_NetLogic_#page12.tif
source=US_Intellectual_Property_Security_Agreement_NetLogic_#page13.tif
source=US_Intellectual_Property_Security_Agreement_NetLogic_#page14.tif
source=US_Intellectual_Property_Security_Agreement_NetLogic_#page15.tif
source=US_Intellectual_Property_Security_Agreement_NetLogic_#page16.tif
source=US_Intellectual_Property_Security_Agreement_NetLogic_#page17.tif
source=US_Intellectual_Property_Security_Agreement_NetLogic_#page18.tif
source=US_Intellectual_Property_Security_Agreement_NetLogic_#page19.tif
source=US_Intellectual_Property_Security_Agreement_NetLogic_#page20.tif
source=US_Intellectual_Property_Security_Agreement_NetLogic_#page21.tif
source=US_Intellectual_Property_Security_Agreement_NetLogic_#page22.tif
source=US_Intellectual_Property_Security_Agreement_NetLogic_#page23.tif
source=US_Intellectual_Property_Security_Agreement_NetLogic_#page24.tif
source=US_Intellectual_Property_Security_Agreement_NetLogic_#page25.tif
source=US_Intellectual_Property_Security_Agreement_NetLogic_#page26.tif
source=US_Intellectual_Property_Security_Agreement_NetLogic_#page27.tif
source=US_Intellectual_Property_Security_Agreement_NetLogic_#page28.tif
source=US_Intellectual_Property_Security_Agreement_NetLogic_#page29.tif
source=US_Intellectual_Property_Security_Agreement_NetLogic_#page30.tif
source=US_Intellectual_Property_Security_Agreement_NetLogic_#page31.tif
source=US_Intellectual_Property_Security_Agreement_NetLogic_#page32.tif
source=BVI_Intellectual_Property_Security_Agreement_NetLogic_#page1.tif
source=BVI_Intellectual_Property_Security_Agreement_NetLogic_#page2.tif
source=BVI_Intellectual_Property_Security_Agreement_NetLogic_#page3.tif
source=BVI_Intellectual_Property_Security_Agreement_NetLogic_#page4.tif
source=BVI_Intellectual_Property_Security_Agreement_NetLogic_#page5.tif
source=BVI_Intellectual_Property_Security_Agreement_NetLogic_#page6.tif
source=BVI_Intellectual_Property_Security_Agreement_NetLogic_#page7.tif
source=BVI_Intellectual_Property_Security_Agreement_NetLogic_#page8.tif
source=BVI_Intellectual_Property_Security_Agreement_NetLogic_#page9.tif
source=BVI_Intellectual_Property_Security_Agreement_NetLogic_#page10.tif
source=BVI_Intellectual_Property_Security_Agreement_NetLogic_#page11.tif

source=BVI_Intellectual_Property_Security_Agreement__NetLogic_#page12.tif
source=BVI_Intellectual_Property_Security_Agreement__NetLogic_#page13.tif
source=BVI_Intellectual_Property_Security_Agreement__NetLogic_#page14.tif
source=BVI_Intellectual_Property_Security_Agreement__NetLogic_#page15.tif
source=BVI_Intellectual_Property_Security_Agreement__NetLogic_#page16.tif
source=BVI_Intellectual_Property_Security_Agreement__NetLogic_#page17.tif
source=BVI_Intellectual_Property_Security_Agreement__NetLogic_#page18.tif
source=BVI_Intellectual_Property_Security_Agreement__NetLogic_#page19.tif
source=BVI_Intellectual_Property_Security_Agreement__NetLogic_#page20.tif
source=BVI_Intellectual_Property_Security_Agreement__NetLogic_#page21.tif
source=BVI_Intellectual_Property_Security_Agreement__NetLogic_#page22.tif
source=BVI_Intellectual_Property_Security_Agreement__NetLogic_#page23.tif
source=BVI_Intellectual_Property_Security_Agreement__NetLogic_#page24.tif
source=BVI_Intellectual_Property_Security_Agreement__NetLogic_#page25.tif
source=BVI_Intellectual_Property_Security_Agreement__NetLogic_#page26.tif
source=BVI_Intellectual_Property_Security_Agreement__NetLogic_#page27.tif
source=BVI_Intellectual_Property_Security_Agreement__NetLogic_#page28.tif
source=BVI_Intellectual_Property_Security_Agreement__NetLogic_#page29.tif
source=BVI_Intellectual_Property_Security_Agreement__NetLogic_#page30.tif
source=BVI_Intellectual_Property_Security_Agreement__NetLogic_#page31.tif
source=BVI_Intellectual_Property_Security_Agreement__NetLogic_#page32.tif

INTELLECTUAL PROPERTY SECURITY AGREEMENT

This Intellectual Property Security Agreement is entered into as of July 17, 2009 by and between SILICON VALLEY BANK (the "Administrative Agent") and NETLOGIC MICROSYSTEMS, INC. ("Grantor").

RECITALS

A. Reference is made to that certain Credit Agreement, dated as of June 19, 2009 (as amended, amended and restated, supplemented, restructured or otherwise modified, renewed or replaced from time to time, the "Credit Agreement"; unless otherwise defined herein, capitalized terms used herein are used as defined in the Credit Agreement), among Grantor, NetLogic Microsystems International Limited, the Lenders party thereto and the Administrative Agent. The Lenders are willing to make the Loans to Grantor, but only upon the condition, among others, that Grantor shall grant to the Administrative Agent a security interest in certain Copyrights, Trademarks, Patents, and Mask Works (as each term is described below) to secure the obligations of Grantor under the Credit Agreement.

B. Pursuant to the terms of the US Guarantee and Collateral Agreement and the other Loan Documents, Grantor has granted to the Administrative Agent a security interest in all of Grantor's right, title and interest, whether presently existing or hereafter acquired, in, to and under all of the Collateral.

NOW, THEREFORE, for good and valuable consideration, receipt of which is hereby acknowledged, and intending to be legally bound, as collateral security for the prompt and complete payment when due of its obligations under the Credit Agreement, Grantor hereby represents, warrants, covenants and agrees as follows:

AGREEMENT

To secure the US Obligations under the Credit Agreement, Grantor grants and pledges to the Administrative Agent a security interest in all of Grantor's right, title and interest in, to and under its intellectual property (all of which shall collectively be called the "Intellectual Property Collateral"), including, without limitation, the following:

(a) Any and all copyright rights, copyright applications, copyright registrations and like protections in each work or authorship and derivative work thereof, whether published or unpublished and whether or not the same also constitutes a trade secret, now or hereafter existing, created, acquired or held, including without limitation those set forth on Exhibit A attached hereto (collectively, the "Copyrights");

(b) Any and all trade secrets, and any and all intellectual property rights in computer software and computer software products now or hereafter existing, created, acquired or held;

(c) Any and all design rights that may be available to Grantor now or hereafter existing, created, acquired or held;

(d) All patents, patent applications and like protections including, without limitation, improvements, divisions, continuations, renewals, reissues, extensions and continuations-in-part of the same, including without limitation the patents and patent applications set forth on Exhibit B attached hereto (collectively, the "Patents");

(e) Any trademark and servicemark rights, whether registered or not, applications to register and registrations of the same and like protections, and the entire goodwill of the business of Grantor connected with and symbolized by such trademarks, including without limitation those set forth on Exhibit C attached hereto (collectively, the “Trademarks”);

(f) All mask works or similar rights available for the protection of semiconductor chips, now owned or hereafter acquired, including, without limitation those set forth on Exhibit D attached hereto (collectively, the “Mask Works”);

(g) Any and all claims for damages by way of past, present and future infringements of any of the rights included above, with the right, but not the obligation, to sue for and collect such damages for said use or infringement of the intellectual property rights identified above;

(h) All licenses or other rights to use any of the Copyrights, Patents, Trademarks, or Mask Works and all license fees and royalties arising from such use to the extent permitted by such license or rights;

(i) All amendments, extensions, renewals and extensions of any of the Copyrights, Trademarks, Patents, or Mask Works; and

(j) All proceeds and products of the foregoing, including without limitation all payments under insurance or any indemnity or warranty payable in respect of any of the foregoing.

This security interest is granted in conjunction with the security interest granted to the Administrative Agent under the US Guarantee and Collateral Agreement and the other Loan Documents. The rights and remedies of the Administrative Agent with respect to the security interest granted hereby are in addition to those set forth in the Credit Agreement and the other Loan Documents, and those which are now or hereafter available to the Administrative Agent as a matter of law or equity. Each right, power and remedy of the Administrative Agent provided for herein or in the Credit Agreement or any of the Loan Documents, or now or hereafter existing at law or in equity shall be cumulative and concurrent and shall be in addition to every right, power or remedy provided for herein and the exercise by the Administrative Agent of any one or more of the rights, powers or remedies provided for in this Intellectual Property Security Agreement, the Credit Agreement or any of the other Loan Documents, or now or hereafter existing at law or in equity, shall not preclude the simultaneous or later exercise by any person, including the Administrative Agent, of any or all other rights, powers or remedies. This Intellectual Property Security Agreement shall be governed by, and construed and interpreted in accordance with, the law of the State of California.

[Signature page follows.]


IN WITNESS WHEREOF, the parties have caused this Intellectual Property Security Agreement to be duly executed by its officers thereunto duly authorized as of the first date written above.

GRANTOR:

Address of Grantor:

NetLogic Microsystems, Inc.
1875 Charleston Road
Mountain View, California 94043
Attention: Roland Cortes, Esq.
Facsimile No.: (650) 230-0283

NETLOGIC MICROSYSTEMS, INC.

By: 
Michael Tate

Title: Vice President and Chief Financial Officer

Address of the Administrative Agent:

3003 Tasman Drive
Santa Clara, CA 95054-1191
Attn: Agency Services
Facsimile No.: (408) 496-2429

ADMINISTRATIVE AGENT:

SILICON VALLEY BANK

By: _____

Title: _____

IN WITNESS WHEREOF, the parties have caused this Intellectual Property Security Agreement to be duly executed by its officers thereunto duly authorized as of the first date written above.

GRANTOR:

Address of Grantor:

NetLogic Microsystems, Inc.
1875 Charleston Road
Mountain View, California 94043
Attention: Roland Cortes, Esq.
Facsimile No.: (650) 230-0283

NETLOGIC MICROSYSTEMS, INC.

By: _____


Title: _____

ADMINISTRATIVE AGENT:

Address of the Administrative Agent:

3003 Tasman Drive
Santa Clara, CA 95054-1191
Attn: Agency Services
Facsimile No.: (408) 496-2429

SILICON VALLEY BANK

By:  _____

Title: MANAGING DIRECTOR

EXHIBIT A

Copyrights

Description

Registration/
Application
Number

Registration/
Application
Date

NONE

EXHIBIT B

Patents

Description

Registration/
Application
Number

Registration/
Application
Date

See Attached

Serial or Patent No.	Issued Patent No.	Filing Date	Jurisdiction	Title
08/235,663	5,621,677	4/29/1994	US	Method And Apparatus For Precharging Match Output In A Cascaded Content Addressable Memory System
08/281,436	5,452,243	7/27/1994	US	Fully Static Cam Cells With Low Write Power And Methods Of Matching And Writing To The Same
08/284,347	5,649,149	8/1/1994	US	Integrated Content Addressable Memory Array With Processing Logical And A Host Computer Interface
08/284,372	5,860,085	8/1/1994	US	Instructions Set For A Content Addressable Memory Array With Read/Write Circuits And An Interface Register Logic Block
08/885,909	5,949,696	6/30/1997	US	Differential Dynamic Content Addressable Memory And High Speed Network Address Filtering
08/967,314	6,199,140	357-> < -33	US	Multiport Content Addressable Memory Device and Timing Signals
09/001,110	6,148,364	12/30/1997	US	Method And Apparatus For Cascading Content Addressable Memory Devices
09/076,337	6,219,748	5/11/1998	US	Method And Apparatus For Implementing A Learn Instruction In A Content Addressable Memory Device
09/076,336	6,240,485	5/11/1998	US	Method And Apparatus For Implementing A Learn Instruction In A Depth Cascaded Content Addressable Memory System
09/111,364	6,381,673	7/6/1998	US	Method And Apparatus For Performing A Read Next Highest Priority Match Instruction In A Content Addressable Memory Device
09/150,517	6,418,042	9/9/1998	US	Ternary Content Addressable Memory With Compare Operand Selected According To Mask Value
87118089	NI-160299	10/30/1998	Taiwan	Synchronous Content Addressable Memory With Single Cycle Operation
087118088	NI 142510	10/30/1998	Taiwan	Method And Apparatus For Cascading Content Addressable Memory
09/186,562	6,081,440	11/5/1998	US	TERNARY CONTENT ADDRESSABLE MEMORY (CAM) HAVING FAST INSERTION AND DELETION OF DATA VALUE!
09/187,285	6,266,262	11/5/1998	US	ENHANCED CONTENT ADDRESSABLE MEMORY FOR LONGEST PREFIX ADDRESS MATCHING
87118091	NI 123270	11/30/1998	Taiwan	Ternary Content Addressable Memory With Compare Operand Selected According To Mask Value
09/225,918	6,237,061	1/5/1999	US	Method For Longest Prefix Matching In A Content Addressable Memory
09/225,919	6,125,049	1/5/1999	US	Match Line Control Circuit For Content Addressable Memory
09/238,711	6,574,194	1/28/1999	US	Architecture Of Data Communications Switching System And Associated Method
09/239,210	6,741,593	1/28/1999	US	Circuit Architecture And Method For Displaying Port Status In Data Communications Switching System
09/272,710	6,420,990	3/19/1999	US	PRIORITY SELECTION CIRCUIT
09/273,422	6,253,280	3/19/1999	US	A PROGRAMMABLE MULTIPLE WORD-WIDTH CAM ARCHITECTURE
09/276,885	6,137,707	3/26/1999	US	Method And Apparatus For Simultaneously Performing A Plurality Of Compare Operations In Content Addressable Memory Device
088106805	NI 141972	4/28/1999	Taiwan	Method And Apparatus For Implementing A Learn Instruction In A Content Addressable Memory Device
09/338,452	6,460,112	6/22/1999	US	Method And Apparatus For Determining A Longest Prefix Match In A Content Addressable Memory Device
09/347,489	6,505,270	7/2/1999	US	CONTENT ADDRESSABLE MEMORY HAVING LONGEST PREFIX MATCHING FUNCTION
88111409	NI 136967	7/6/1999	Taiwan	Method And Apparatus For Performing A Read Next Highest Priority Match Instruction In A Content Addressable Memory Device
09/351,545	6,393,514	7/12/1999	US	Method Of Generating An Almost Full Flag And A Full Flag In A Content Addressable Memory
09/351,962	6,175,513	7/12/1999	US	Method And Apparatus For Detecting Multiple Matches In A Content Addressable Memory

09/351,541	6,166,939	7/12/1999	US	Method And Apparatus For Selective Match Line Pre-Charging In A Content Addressable Memory
09/359,848	6,108,227	7/23/1999	US	CONTENT ADDRESSABLE MEMORY HAVING BINARY AND TERNARY MODES OF OPERATION
09/376,397	6,240,000	8/18/1999	US	CONTENT ADDRESSABLE MEMORY HAVING REDUCED TRANSIENT CURRENT
09/391,989	6,243,280	9/9/1999	US	Selective Match Line Pre-Charging In A Partitioned Content Addressable Memory Array
09/392,972	6,191,969	9/9/1999	US	Selective Match Line Discharging In A Partitioned Content Addressable Memory Array
09/394,232	6,195,277	9/13/1999	US	MULTIPLE SIGNAL DETECTION CIRCUIT
09/406,170	7,143,231	9/23/1999	US	Method And Apparatus For Performing Packet Classification For Policy-Based Packet Routing
09/420,516	6,275,426	10/18/1999	US	Row Redundancy For Content Addressable Memory
09/427,971	6,804,744	10/27/1999	US	CONTENT ADDRESSABLE MEMORY HAVING SECTIONS WITH INDEPENDENTLY CONFIGURABLE ENTRY WIDTHS
09/439,834	6,499,081	11/12/1999	US	Method And Apparatus For Determining A Longest Prefix Match In A Segmented Content Addressable Memory Device
09/442,042	6,539,455	11/12/1999	US	Method And Apparatus For Determining An Exact Match In A Ternary Content Addressable Memory Device
09/439,317	6,154,384	11/12/1999	US	Ternary Content Addressable Memory Cell
09/440/682	6,647,457	11/16/1999	US	CONTENT ADDRESSABLE MEMORY HAVING PRIORITIZATION OF UNOCCUPIED ENTRIES
09/455,726	6,591,331	12/6/1999	US	Method And Apparatus For Determining The Address Of The Highest Priority Matching Entry In A Segmented Content Addressable Memory
09/465,638	6,502,163	12/17/1999	US	METHOD AND APPARATUS FOR ORDERING ENTRIES IN A TERNARY CONTENT ADDRESSABLE MEMORY
09/471,103	6,147,891	12/21/1999	US	Match Line Control Circuit For Content Addressable Memory
09/495,764	6,268,807	2/1/2000	US	PRIORITY ENCODER/READ ONLY MEMORY (ROM) COMBINATION
089103050	NI 173983	2/22/2000	Taiwan	Method And Apparatus For Determining A Longest Prefix Match In A Segmented Content Addressable Memory Device
09/519,605	7,130,297	3/6/2000	US	ARCHITECTURE FOR A MIXED VOICE AND DATA NETWORK
09/519,608	6,724,750	3/6/2000	US	A METHOD FOR A LINK TO A WIDE AREA NETWORK DEVICE IN A HOME COMMUNICATIONS NETWORK
09/519,607	6,856,614	3/6/2000	US	A METHOD FOR MIXED VOICE AND DATA DEVICE IN A HOME COMMUNICATIONS NETWORK
09/570,746	6,191,970	5/13/2000	US	Selectivwe Match Line Discharging In A Partitioned Content Addressable Memory Array
09/590,792	6,229,742	6/8/2000	US	Spare Address Decoder
09/590,642	6,324,087	6/8/2000	US	Method And Apparatus For Partitioning A Content Addressable Memory Device
09/590,428	6,763,425	6/8/2000	US	Method And Apparatus For Address Translation In A Partitioned Cam Device
09/590,775	6,687,785	6/8/2000	US	Method And Apparatus For Re-Assigning Priority In A Partitioned Cam Device
09/590,779	6,249,467	6/8/2000	US	Row Redundancy In A Content Addressable Memory
09/594,203	6,252,789	6/14/2000	US	Inter-Row Configurability Of Content Addressable Memory
09/594,199	6,246,601	6/14/2000	US	Method And Apparatus For Using An Inter-Row Configurable Content Addressable Memory
09/594,206	6,801,981	6/14/2000	US	Intra-Row Configurability Of Content Addressable Memory

09/594,209	6,813,680	6/14/2000	US	Method And Apparatus For Loading Comparand Data Into A Content Addressable Memory System
09/594,420	6,243,281	6/14/2000	US	Method And Apparatus For Accessing A Segment Of Cam Cells In An Intra-Row Configurable Cam System
09/594,201	6,799,243	6/14/2000	US	Method And Apparatus For Detecting A Match In An Intra-Row Configurable Cam System
09/594,194	6,751,701	6/14/2000	US	Method And Apparatus For Detecting A Multiple Match In An Intra-Row Configurable Cam System
09/594,202	6,795,892	6/14/2000	US	Method And Apparatus For Determining A Match Address In An Intra-Row Configurable Cam Device
09/594,195	6,560,670	6/14/2000	US	Inter-Row Configurability Of Content Addressable Memory
09/595,850	6,317,350	6/16/2000	US	Hierarchical Depthcascading Of Content Addressable Memory Devices
09/595,773	6,493,793	6/16/2000	US	Content Addressable Memory Device Having Selective Cascade Logic And Method For Selectively Combining Match Information In A Cam Device
09/661,630	6,751,755	9/13/2000	US	CONTENT ADDRESSABLE MEMORY HAVING REDUNDANCY CAPABILITIES
089121692	NI 152850	10/17/2000	Taiwan	Row Redundancy For Content Addressable Memory
09/729,871	7,487,200	12/5/2000	US	Method And Apparatus For Performing Priority Encoding In A Segmented Classification System
09/733,819	6,490,650	12/8/2000	US	Method And Apparatus For Generating A Device Index In A Content Addressable Memory
09/778,170	6,697,911	2/6/2001	US	Synchronous Content Addressable Memory
09/813,900	6,430,074	3/20/2001	US	Selective Look-Ahead Match Line Pre-Charging In A Partitioned Content Addressable Memory Array
09/815,232	6,521,994	3/22/2001	US	Multi-Chip Module Having Content Addressable Memory
09/815,233	6,718,432	3/22/2001	US	Method And Apparatus For Transparent Cascading Of Multiple Content Addressable Memory Devices
09/815,921	7,110,408	3/24/2001	US	Method And Apparatus For Selecting A Most Significant Priority Number For A Device Using A Partitioned Priority Index Table
09/815,778	7,110,407	3/24/2001	US	Method And Apparatus For Performing Priority Encoding In A Segmented Classification System Using Enable Signals
09/826,556	6,691,124	4/4/2001	US	Compact Data Structures For Pipelined Message Forwarding Lookups
09/827,270	7,017,021	4/4/2001	US	High-Speed Message Forwarding Lookups For Arbitrary Length Strings Using Pipelined Memories
09/829,355	6,910,097	4/9/2001	US	Classless Interdomain Routing Using Binary Content Addressable Memory
09/846,513	6,567,340	4/30/2001	US	Memory Storage Cell Based Array Of Counters
09/886,235	6,445,628	6/18/2001	US	Row Redundancy In A Content Addressable Memory
09/900,748	6,636,956	7/6/2001	US	Memory Management Of Striped Pipelined Data Structures
09/904,326	6,504,740	7/12/2001	US	CONTENT ADDRESSABLE MEMORY HAVING COMPARE DATA TRANSITION DETECTOR
09/922,423	7,237,156	8/3/2001	US	Content Addressable Memory With Error Detection
09/935,997	6,744,652	8/22/2001	US	Concurrent Searching Of Different Tables Within A Content Addressable Memory
09/934,813	6,480,406	8/22/2001	US	Content Addressable Memory Cell
09/940,832	6,542,391	8/27/2001	US	Content Addressable Memory With Configurable Class-Based Storage Partition
09/954,827	6,597,595	9/18/2001	US	Content Addressable Memory With Error Detection Signaling

09/963,334	7,035,968	9/24/2001	US	Content Addressable Memory With Range Compare Function
10/000,158	7,210,003	10/31/2001	US	Comparand Generation In A Content Addressable Memory
10/000,122	6,934,795	10/31/2001	US	Content Addressable Memory With Programmable Word Width And Programmable Priority
09/999,800	6,757,779	10/31/2001	US	Content Addressable Memory With Selectable Mask Write Mode
09/999,798	6,944,709	10/31/2001	US	Content Addressable Memory With Block-Programmable Mask Write Mode, Word Width And Priority
10/002,713	7,043,673	11/1/2001	US	Content Addressable Memory With Priority-Biased Error Detection Sequencing
10/004,209	7,017,089	11/1/2001	US	Method And Apparatus For Testing A Content Addressable Memory Device
60/350,142		11/2/2001	US	Clockless chip-to-chip interface
60/380,205		11/2/2001	US	Methods and Apparatus for Temperature Compensation for a Vertical Cavity Surface Emitting Laser
10/024,609	6,690,309	12/17/2001	US	HIGH SPEED TRANSMISSION SYSTEM WITH CLOCK INCLUSIVE BALANCED CODING
10/026,142	6,515,884	12/18/2001	US	CONTENT ADDRESSABLE MEMORY HAVING REDUCED CURRENT CONSUMPTION
10/026,141	6,697,275	12/18/2001	US	METHOD AND APPARATUS FOR CONTENT ADDRESSABLE MEMORY TEST MODE
10/025,661	6,564,289	12/18/2001	US	Method And Apparatus For Performing A Read Next Highest Priority Match Instruction In A Content Addressable Memory Device
10/027,553	6,721,202	12/21/2001	US	Bit Encoded Ternary Content Addressable Memory Cell
10/040,714	6,650,575	12/28/2001	US	Programmable Delay Circuit Within A Content Addressable Memory
10/047,754	7,237,058	1/14/2002	US	Input Data Selection For Content Addressable Memory
10/055,058	7,054,993	1/22/2002	US	Ternary Content Addressable Memory Device
10/062,307	6,697,276	2/1/2002	US	Content Addressable Memory Device
10/061,941	6,934,796	2/1/2002	US	Content Addressable Memory With Hashing Function
10/077,829	6,993,622	2/15/2002	US	Bit Level Programming Interface In A Content Addressable Memory
10/081,643	6,661,716	2/21/2002	US	WRITE METHOD AND CIRCUIT FOR CONTENT ADDRESSABLE MEMORY
10/093,580	6,772,279	3/7/2002	US	METHOD AND APPARATUS FOR MONITORING THE STATUS OF CAM COMPARAND REGISTERS USING A FREE LIST AND A BUSY
10/109,364	6,763,426	3/28/2002	US	CASCADABLE CONTENT ADDRESSABLE MEMORY (CAM) DEVICE AND ARCHITECTURE
10/112,630	6,661,686	3/29/2002	US	Content Addressable Memory Having Dynamic Match Resolution
10/121,344	6,690,595	4/12/2002	US	Content Addressable Memory With Selective Error Logging
10/131,370	6,892,272	4/23/2002	US	Method And Apparatus For Determining A Longest Prefix Match In A Content Addressable Memory Device
10/142,855	6,574,702	5/9/2002	US	Method And Apparatus For Determining An Exact Match In A Content Addressable Memory Device
10/143,051	6,714,430	5/10/2002	US	Content Addressable Memory Having Column Redundancy
10/156,532	7,171,595	5/28/2002	US	Content Addressable Memory Match Line Detection
10/163,263	6,707,693	6/5/2002	US	Content Addressable Memory Device With Simultaneous Write And Compare Function

10/165,560	6,892,273	6/7/2002	US	METHOD AND APPARATUS FOR STORING MASK VALUES IN A CONTENT ADDRESSABLE MEMORY (CAM) DEVICE
10/174,325	7,114,026	6/17/2002	US	Cam Device Having Multiple Index Generators
10/176,495		6/21/2002	US	Methods and Apparatus for Clock and Data Recovery Using Transmission Lines
10/180,357	7,272,684	6/26/2002	US	RANGE COMPARE CIRCUIT FOR SEARCH ENGINE
10/197,298		7/16/2002	US	SEARCH METHOD AND APPARATUS FOR SEARCH ENGINE DEVICE
10/199,225	6,954,823	7/19/2002	US	SEARCH ENGINE DEVICE AND METHOD FOR GENERATING OUTPUT SEARCH RESPONSES FROM MULTIPLE INPUT SEARCH
10/202,526	7,111,123	7/24/2002	US	A CIRCUIT AND METHOD TO ALLOW SEARCHING BEYOND A DESIGNATED ADDRESS OF A CONTENT ADDRESSABLE
10/207,306	6,867,989	7/29/2002	US	Auto Read Content Addressable Memory Cell And Array
10/208,226	6,971,053	7/30/2002	US	Method For Initiating Internal Parity Operations In A Cam Device
10/211,774	6,842,358	8/1/2002	US	Content Addressable Memory With Cascaded Array
10/213,244	6,978,343	8/5/2002	US	Error-Correcting Content Addressable Memory
10/213,484	6,788,103	8/6/2002	US	Activ Shunt-Peaked Logic Gates
10/217,746	7,206,212	8/13/2002	US	CONTENT ADDRESSABLE MEMORY (CAM) DEVICE WITH ENTRIES HAVING TERNARY MATCH AND RANGE COMPARE
02752859.5	1,425,755	8/21/2002	Europe	Concurrent Searching Of Different Tables Within A Content Addressable Memory
2003-522492	4076497	8/21/2002	Japan	Concurrent Searching Of Different Tables Within A Content Addressable Memory
02766136.2		8/27/2002	Europe	Content Addressable Memory With Configurable Class-Based Storage Partition
JP 2003-522937		8/27/2002	Japan	Content Addressable Memory With Configurable Class-Based Storage Partition
10/232,576	7,219,187	8/30/2002	US	Search Parameter Table In A Content Addressable Memory
10/233,022	6,804,133	8/30/2002	US	Selective Match Line Control Circuit For Content Addressable Memory Array
10/243,076	6,718,433	9/12/2002	US	Match And Priority Encoding Logic Circuit
10/264,667	7,401,180	10/4/2002	US	CONTENT ADDRESSABLE MEMORY (CAM) DEVICE HAVING SELECTABLE ACCESS AND METHOD THEREFOR
10/246,883	6,876,558	10/4/2002	US	METHOD AND APPARATUS FOR IDENTIFYING CONTENT ADDRESSABLE MEMORY DEVICE RESULTS FOR MULTIPLE
10/266,953	7,403,407	10/8/2002	US	A MAGNITUDE COMPARATOR CIRCUIT FOR CONTENT ADDRESSABLE MEMORY WITH PROGRAMMABLE PRIORITY
10/271,660	7,185,141	10/16/2002	US	APPARATUS AND METHOD FOR ASSOCIATING INFORMATION VALUES WITH PORTIONS OF A CONTENT ADDRESSABLE
10/273,629	6,760,241	10/18/2002	US	Dynamic Random Access Memory (Dram) Based Content Addressable Memory (Cam) Cell
10/273,684	7,079,407	10/18/2002	US	Content Addressable Memory (Cam) Device Including Match Line Sensing
10/281,814	7,117,300	10/28/2002	US	METHOD AND APPARATUS FOR RESTRICTED SEARCH OPERATION IN CONTENT ADDRESSABLE MEMORY (CAM)
10/286,223	6,933,757	10/31/2002	US	TIMING METHOD AND APPARATUS FOR INTEGRATED CIRCUIT DEVICE
10/286,198	6,903,951	10/31/2002	US	CONTENT ADDRESSABLE MEMORY (CAM) DEVICE DECODER CIRCUIT
10/300,653	6,876,559	11/19/2002	US	Block-Writable Content Addressable Memory Device

10/300,652	6,700,809	11/19/2002	US	Entry Relocation In A Content Addressable Memory Device
10/300,361	6,879,523	11/20/2002	US	RANDOM ACCESS MEMORY(RAM) METHOD OF OPERATION AND DEVICE FOR SEARCH ENGINE SYSTEMS
01944411.6		12/2/2002	Europe	Method And Apparatus For Partitioning A Content Addressable Memory Device
10/318,251	6,678,786	12/11/2002	US	Timing Execution Of Compare Instructions In A Synchronous Content Addressable Memory
10/317,918	6,845,024	12/12/2002	US	RESULT COMPARE CIRCUIT AND METHOD FOR CONTENT ADDRESSABLE MEMORY (CAM) DEVICE
10/320,588	6,988,164	12/16/2002	US	COMPARE CIRCUIT AND METHOD FOR CONTENT ADDRESSABLE MEMORY (CAM) DEVICE
10/320,053	7,000,066	12/16/2002	US	PRIORITY ENCODER CIRCUIT FOR CONTENT ADDRESSABLE MEMORY (CAM) DEVICE
10/320,049	6,906,936	12/16/2002	US	DATA PRECLASSIFIER METHOD AND APPARATUS FOR CONTENT ADDRESSABLE MEMORY (CAM) DEVICE
10/321,160	6,864,122	12/17/2002	US	Multi-Chip Module Having Content Addressable Memory
10/323,963	6,750,552	12/18/2002	US	Integrated Circuit Package With Solder Bumps
10/329,146	7,117,301	12/23/2002	US	PACKET-BASED COMMUNICATION FOR CONTENT ADDRESSABLE MEMORY (CAM) DEVICES AND SYSTEMS
10/364,147	6,711,041	2/11/2003	US	Content Addressable Memory With Configurable Class-Based Storage Partition
10/370,833	7,005,885	2/21/2003	US	Methods and Apparatus for Injecting an External Clock into a Circuit
10/394,983	6,906,937	3/21/2003	US	Bit Line Control Circuit For A Content Addressable Memory
10/394,466	6,845,025	3/21/2003	US	Word Line Driver Circuit For A Content Addressable Memory
09/534,548	6,751,213	3/27/2003	US	A TOKEN OVER ETHERNET PROTOCOL
10/402,887	7,426,518	3/28/2003	US	System And Method For Efficiently Searching A Forwarding Database That Is Split Into A Bounded Number Of Sub-Databases Having A
10/448,820	6,856,527	5/30/2003	US	Multi-Compare Content Addressable Memory Cell
10/452,230	6,842,360	5/30/2003	US	High-Density Content Addressable Memory Cell
10/448,819	7,174,419	5/30/2003	US	Content Addressable Memory Device With Source-Selecting Data Translator
10/452,216	6,845,026	5/30/2003	US	Thyristor-Based Content Addressable Memory (Cam) Cells
10/449,422	6,865,098	5/30/2003	US	Row Redundancy In A Content Addressable Memory Device
10/453,719	6,728,124	6/3/2003	US	Content Addressable Memory With Error Detection Signaling
10/453,276	6,700,810	6/3/2003	US	Content Addressable Memory With Error Detection Signaling
10/613,629	7,342,886	7/2/2003	US	Method And Apparatus For Managing Individual Traffic Flows
10/613,347	7,349,332	7/2/2003	US	Apparatus For Queuing Different Traffic Types
10/613,628	7,346,000	7/2/2003	US	Method And Apparatus For Throttling Selected Traffic Flows
10/613,892	7,289,442	7/2/2003	US	Method And Apparatus For Terminating Selected Traffic Flows
10/613,776	7,257,084	7/2/2003	US	Rollover Bits For Packet Departure Time Calculator
10/613,891		7/2/2003	US	Method And Apparatus For Calculating Packet Departure Times

10/615,093	7,075,363	7/7/2003	US	Title:
10/622,862	6,901,000	7/18/2003	US	Content Addressable Memory With Multi-Ported Compare And Word Length Selection
US03/24334		8/1/2003	PCT	Content Addressable Memory With Cascaded Array
10/639,153	6,967,855	8/11/2003	US	Concurrent Searching Of Different Tables Within A Content Addressable Memory
10/639,187	7,257,763	8/11/2003	US	Content Addressable Memory With Error Signaling
10/644,454	6,865,121	8/19/2003	US	Programmable Delay Circuit Within A Content Addressable Memory
US03/26486		8/21/2003	PCT	Search Parameter Table In A Content Addressable Memory
10/679,067	6,813,174	10/2/2003	US	Content Addressable Memory Having Dynamic Match Resolution
10/679,073	6,898,099	10/2/2003	US	Content Addressable Memory Having Dynamic Match Resolution
10/681,525	7,019,999	10/8/2003	US	Content Addressable Memory With Latching Sense Amplifier
10/685,026	7,254,748	10/14/2003	US	Error Correcting Content Addressable Memory
10/700,722		11/3/2003	US	Multiple String Searching Using Content Addressable Memory
10/713,185	7,133,302	11/15/2003	US	Low Power Content Addressable Memory Device
10/716,140	6,831,850	11/18/2003	US	Content Addressable Memory With Configurable Class-Based Storage Partition
10/719,099	7,193,874	11/22/2003	US	Content Addressable Memory Device
10/734,666	6,914,795	12/12/2003	US	Content Addressable Memory With Selective Error Logging
10/734,464	6,944,039	12/12/2003	US	Content Addressable Memory With Mode-Selectable Match-Detect Timing
10/739,246	6,903,953	12/17/2003	US	Content Addressable Memory With Cascaded Array
10/743,962	6,961,810	12/22/2003	US	Synchronous Content Addressable Memory
10/746,899	6,958,925	12/24/2003	US	STAGGERED COMPARE ARCHITECTURE FOR CONTENT ADDRESSABLE MEMORY (CAM)
10/752,889	7,002,823	1/7/2004	US	Content Addressable Memory Device With Simultaneous Write And Compare Function
10/774,168	7,251,707	2/6/2004	US	Content Based Content Addressable Memory Block Enabling Using Search Key
10/773,591	7,219,188	2/6/2004	US	Segmented Content Addressable Memory Array And Priority Encoder
10/775,526	6,804,135	2/9/2004	US	Content Addressable Memory Having Column Redundancy
10/776,441	7,337,267	2/10/2004	US	Hierarchical, Programmable-Priority Content Addressable Memory System
10/778,635	7,009,425	2/13/2004	US	Methods and Apparatus for Improving Large Signal Performance for Active Shunt-peaked Circuits
10/789,299	7,272,027	2/26/2004	US	Priority Circuit For Content Addressable Memory
10/789,705	7,228,378	2/27/2004	US	Entry Location In A Content Addressable Memory
10/794,945	6,943,060	3/5/2004	US	Method For Fabricating Integrated Circuit Package With Solder Bumps
10/801,462	7,412,561	3/15/2004	US	Transposing Of Bits In Input Data To Form A Comparand Within A Content Addressable Memory

10/809,244		3/25/2004	US	Network Device, Carrier Medium And Methods For Incrementally Updating A Forwarding Database That Is Split Into A Bounded Number Of
10/810,176		3/26/2004	US	Cost-Based Technology And Manufacturing Exchange
200480008474.5		3/26/2004	China	System And Method For Efficiently Searching A Forwarding Database That Is Split Into A Bounded Number Of Sub-Databases Having A
04758519.5		3/26/2004	Europe	System And Method For Efficiently Searching A Forwarding Database That Is Split Into A Bounded Number Of Sub-Databases Having A
2006-509416		3/26/2004	Japan	System And Method For Efficiently Searching A Forwarding Database That Is Split Into A Bounded Number Of Sub-Databases Having A
10/841,607	7,437,354	5/7/2004	US	Architecture For Algorithmic Network Search Engines With Fixed Latency, High Capacity And High Throughput
10/855,580	7,325,091	5/26/2004	US	Disabling Defective Blocks In A Partitioned Cam Device
10/859,477	7,113,415	6/1/2004	US	Match Line Pre-Charging In A Content Addressable Memory Having Configurable Rose
10/866,353		6/11/2004	US	Circuit, Apparatus, And Method For Extracting Multiple Matching Entries From A Content Addressable Memory (Cam) Device
10/873,608	7,084,672	6/24/2004	US	SENSE AMPLIFIER CIRCUIT FOR CONTENT ADDRESSABLE MEMORY DEVICE
10/883,160	7,505,295	7/1/2004	US	Content Addressable Memory With Multi-Row Write Function
10/883,158	7,319,602	7/1/2004	US	Content Addressable Memory With Twisted Data Lines
10/883,161	7,215,004	7/1/2004	US	Integrated Circuit Device With Electronically Accessible Device Identifier
10/897,062		7/22/2004	US	RANGE CODE COMPRESSION METHOD AND APPARATUS FOR TERNARY CONTENT ADDRESSABLE MEMORY (CAM) DEVICES
10/930,539	7,126,834	8/30/2004	US	SENSE AMPLIFIER ARCHITECTURE FOR CONTENT ADDRESSABLE MEMORY DEVICE
10/931,960	7,173,837	8/31/2004	US	CONTENT ADDRESSABLE MEMORY (CAM) CELL BIT LINE ARCHITECTURE
10/938,028	6,944,040	9/10/2004	US	Programmable Delay Circuit Within A Content Addressable Memory
10/940,129	7,099,170	9/14/2004	US	REDUCED TURN-ON CURRENT CONTENT ADDRESSABLE MEMORY (CAM) DEVICE AND METHOD
10/948,050	7451,267	9/22/2004	US	METHOD AND APPARATUS FOR LEARN AND RELATED OPERATIONS IN NETWORK SEARCH ENGINE
10/950,323	7,461,200	9/23/2004	US	METHOD AND APPARATUS FOR OVERLAYING FLAT AND/OR TREE BASED DATAT SETS ONTO CONTENT ADDRESSABLE
10/957,060	7,050,318	10/1/2004	US	Selective Match Line Pre-Charging In A Cam Device Using Pre-Compare Operations
10/963,473	7,016,243	10/11/2004	US	Content Addressable Memory Having Column Redundancy
10/964,121	7,230,840	10/12/2004	US	Content Addressable Memory With Configurable Class-Based Storage Partition
10/977,516		10/29/2004	US	CONTENT ADDRESSABLE MEMORY (CAM) DEVICE AND METHOD FOR FLEXIBLE SUPPRESSION OF HIT INDICATION!
11/000,568		11/30/2004	US	CONTENT ADDRESSABLE MEMORY (CAM) DEVICE AND METHOD FOR UPDATING DATA
11/011,464		12/13/2004	US	FULL-TERNARY CONTENT ADDRESSABLE MEMORY (CAM) CONFIGURABLE FOR PSEUDO-TERNARY OPERATION
11/014,123	7,149,101	12/15/2004	US	METHOD AND APPARATUS FOR SMOOTHING CURRENT TRANSIENTS IN A CONTENT ADDRESSABLE MEMORY (CAM)
11/022,267	7,382,637	12/24/2004	US	Block-Writable Content Addressable Memory Device
11/043,391		1/25/2005	US	METHOD FOR ON-THE-FLY ERROR CORRECTION IN A CONTENT ADDRESSABLE MEMORY (CAM) AND DEVICE THEREFOR
11/043,750	7,213,101	1/25/2005	US	Classless Interdomain Routing Using Binary Content Addressable Memory

11/045,575	7392349	1/26/2005	US	Table Management Within A Policy-Based Routing System
11/044,478	7,532,697	1/27/2005	US	Methods and Apparatus for Clock and Data Recovery Using a Single Source
11/047,793		1/31/2005	US	METHOD AND DEVICE FOR VIRUTALIZATION OF MULTIPLE DATA SETS ON SAME ASSOCIATIVE MEMORY
11/061,259	7,230,841	2/18/2005	US	Content Addressable Memory Having Dynamic Match Resolution
60/658,468		3/4/2005	US	Circuits and Techniques for Driving Large Off-Chip Loads
11/085,399	7,277,983	3/21/2005	US	METHOD AND APPARATUS FOR SMOOTHING CURRENT TRANSIENTS IN A CONTENT ADDRESSABLE MEMORY (CAM)
11/088,150	7,042,748	3/22/2005	US	Content Addressable Memory With Cascaded Array
11/090,116	7,126,837	3/24/2005	US	INTERLOCKING MEMORY/LOGIC CELL LAYOUT AND METHOD OF MANUFACTURE
11/089,837		3/24/2005	US	DEVICE AND METHOD FOR ENSURING CURRENT CONSUMPTION IN SEARCH ENGINE SYSTEM
11/101,873	7,154,764	4/9/2005	US	Bit Line Control Circuit For A Content Addressable Memory
11/104,077	7,379,352	4/11/2005	US	RANDOM ACCESS MEMORY(RAM) METHOD OF OPERATION AND DEVICE FOR SEARCH ENGINE SYSTEMS
11/104,077	7,474,586	4/11/2005	US	RANDOM ACCESS MEMORY(RAM) METHOD OF OPERATION AND DEVICE FOR SEARCH ENGINE SYSTEMS
11/138,512	7,283,380	5/25/2005	US	Content Addressable Memory With Selective Error Logging
11/146,639	7,251,147	6/7/2005	US	TERNARY CONTENT COMPARATOR CELLS
11/154,066	7,246,198	6/15/2005	US	Content Addressable Memory With Programmable Word Width And Programmable Priority
11/194,067	7,461,295	7/29/2005	US	Timing Failure Analysis In A Semiconductor Device Having A Pipelined Architecture
11/207,323		8/18/2005	US	METHOD AND SYSTEM FOR FINDING MAXIMAL STRIPES IN CACHE MEMORY WITH CONTENT ADDRESSABLE MEMORY
11/218,366	7366830	9/1/2005	US	ROW EXPANSION REDUCTION BY INVERSION FOR RANGE REPRESENTATION IN TERNARY CONTENT ADDRESSABLE
11/219,109		9/1/2005	US	PARTIAL ROW EXPANSION BY ORING FOR RANGE REPRESENTATION IN CONTENT ADDRESSABLE MEMORY
11/240,160	7,277,307	9/30/2005	US	Column Defect Detection In A Content Addressable Memory
11/256,066	7,193,877	10/21/2005	US	Content Addressable Memory With Reduced Test Time
11/257,255	7,317,628	10/24/2005	US	Memory Device And Sense Amplifier Circuit With Faster Sensing Speed And Improved Insensitivities To Fabrication Process Variations
11/281,227	7,221,575	11/17/2005	US	PSEUDO TERNARY CONTENT ADDRESSABLE MEMORY DEVICE HAVING ROW REDUNDANCY AND METHOD THEREFOR
11/296,786	7,432,750	12/7/2005	US	Methods and Apparatus for Frequency Synthesis with Feedback Interpolation
11/298,206		12/8/2005	US	Re-Entrant Processing In A Content Addressable Memory
1855/che/2005		12/19/2005	India	Context-Based Parallel Parity Scan Implementation For Network Search Engines
11/321,412	7,323,916	12/29/2005	US	Methods and Apparatus for Generating Multiple Clocks Using Feedback Interpolation
11/344,788		1/31/2006	US	Simultaneous Multi-Threading In A Content Addressable Memory
11/366,040	7,324, 362	3/1/2006	US	CONTENT ADDRESSABLE MEMORY CELL CONFIGURABLE BETWEEN MULTIPLE MODES AND METHOD THEREFOR
11/367,253		3/2/2006	US	Methods and Circuits for Driving Large Off-Chip Loads

11/376,764	7,298,635	3/15/2006	US	CONTENT ADDRESSABLE MEMORY (CAM) WITH SINGLE ENDED WRITE MULTIPLEXING
11/384,736	7,450,409	3/20/2006	US	CONTENT ADDRESSABLE MEMORY (CAM) CELL HAVING COLUMN-WISE CONDITIONAL DATA PRE-WRITE
12/288,764		3/20/2006	US	CONTENT ADDRESSABLE MEMORY (CAM) CELL HAVING COLUMN-WISE CONDITIONAL DATA PRE-WRITE
11/388,785		3/24/2006	US	Memory Optimized Pattern Searching
11/397,308		4/3/2006	US	Signature Searching System
11/429,705	7,436,688	5/8/2006	US	PRIORITY ENCODER CIRCUIT AND METHOD
11/438,185		5/22/2006	US	TERNARY CONTENT ADDRESSABLE MEMORY (TCAM) CELLS WITH LOW SIGNAL LINE NUMBER ^s
60/810,226		6/1/2006	US	Low Power Serial Link
11/453,164	7,474,545	6/13/2006	US	SOFT PRIORITY CIRCUIT AND METHOD FOR CONTENT ADDRESSABLE MEMORY (CAM) DEVICES
11/426,011	7,389,377	6/22/2006	US	Access Control List Processor
US06/024578		6/23/2006	PCT	Access Control List Processor
11/478,234		6/29/2006	US	BLOCK MAPPING CIRCUIT AND METHOD FOR MEMORY DEVICE
11/428,381		6/30/2006	US	Range Representation In A Content Addressable Memory (Cam) Using An Improved Encoding Scheme
11/460,615		7/27/2006	US	Controlling A Searchable Range Within A Network Search Engine
11/499,021	7,447,052	8/4/2006	US	METHOD AND DEVICE FOR LIMITING CURRENT RATE CHANGES IN BLOCK SELECTABLE SEARCH ENGINE
	7,362,602	8/18/2006	US	SENSE AMPLIFIER CIRCUIT AND METHOD
11/524,351	7,539,032	9/19/2006	US	Regular Expression Searching Of Packet Contents Using Dedicated Search Circuits
11/524,026	7,539,031	9/19/2006	US	Inexact Pattern Searching Using Bitmap Contained In A Bitcheck Command
11/523,958	7,529,746	9/19/2006	US	Search Circuit Having Individually Selectable Search Engines
11/533,204		9/19/2006	US	Improved Multiple String Searching Using Content Addressable Memory Search Engine Having Multiple Co-Processors For Performing Inexact Pattern Search Operations
11/524,024		9/19/2006	US	Method And Apparatus For Managing Multiple Data Flows In A Content Search System
11/523,881		9/19/2006	US	Method And Apparatus For Managing Multiple Data Flows In A Content Search System
11/525,274	7,417,882	9/21/2006	US	CONTENT ADDRESSABLE MEMORY DEVICE
11/585,460	7,277,309	10/23/2006	US	INTERLOCKING MEMORY/LOGIC CELL LAYOUT AND METHOD OF MANUFACTURE
11/557,098	7,417,881	11/6/2006	US	Low Power Content Addressable Memory
06113472.4		12/7/2006	Hong Kong	System And Method For Efficiently Searching A Forwarding Database That Is Split Into A Bounded Number Of Sub-Databases Having A
11/638,649		12/13/2006	US	METHOD FOR SCALABLE MULTIPLE MATCH EXTRACTION USING TERNARY CAMs AND RAMs
11/614,075		12/20/2006	US	Network Search Engine (Nse) And Method For Performing Interval Location Using Prefix Matching
11/647,696	7,307,861	12/28/2006	US	CONTENT ADDRESSABLE MEMORY (CAM) CELL BIT LINE ARCHITECTURE
11/670,924	7,391,200	2/2/2007	US	P-Channel Power Chip

11/675,928		2/16/2007	US	Content Addressable Memory With Error Detection
11/713,258		3/2/2007	US	FAULT DETECTION IN CAMS USING BIST BY PROGRAMMING ADDRESS SPACE
11/689,421		3/21/2007	US	Method And Apparatus For Optimizing String Search Operations
11/689,429		3/21/2007	US	Optimizing Search Trees By Increasing Failure Size Parameter
11/689,437		3/21/2007	US	Optimizing Search Trees By Increasing Success Size Parameter
11/689,446		3/21/2007	US	Iterative Compare Operations Using Next Success Size Bitmap
11/742,997		5/1/2007	US	Content Addressable Memory Having Dynamic Match Resolution
11/745,415		5/7/2007	US	Integrated Circuit Device With Electronically Accessible Device Identifier
11/746,016		5/8/2007	US	Transistor With Spatially Integrated Schottky Diode
11/756,139		5/31/2007	US	Low Power Serial Link
11/764,157		6/15/2007	US	Configurable Non-Volatile Logic Structure For Characterizing An Integrated Circuit Device
11/768,129		6/25/2007	US	Method And Apparatus For Terminating Selected Traffic Flows
60216938.0-08		6/28/2007	Germany	Concurrent Searching Of Different Tables Within A Content Addressable Memory
11/780,391	7,440,304	7/19/2007	US	Multiple String Searching Using Ternary Content Addressable Memory
11/781,712		7/23/2007	US	Programmable Delay Clock Buffer
11/830,360		7/30/2007	US	Method And Apparatus For Constructing A Failure Tree From A Search Tree
11/830,397		7/30/2007	US	Assigning Encoded State Values To A Search Tree According To Failure Chains
11/844,836		8/24/2007	US	Method and Apparatus for Shaping Electronic Pulses
11/861,690	7,436,229	9/26/2007	US	Title: Methods and Apparatus for Minimizing Jitter in a Clock Synthesis Circuit that Uses Feedback Interpolation
11/869,595		10/9/2007	US	A Digital Linear Voltage Regulator
11/974,714		10/15/2007	US	LEVEL SHIFTING CIRCUIT AND METHOD
11/876,118		10/22/2007	US	Content Addressable Memory With Twisted Data Lines
11/930,978		10/31/2007	US	Methods and Apparatus for Clock and Data Recovery Using Transmission Lines
11/935,270		11/5/2007	US	Packet Classification Device
11/935,286		11/5/2007	US	Method For Combining And Storing Access Control Lists
11/938,164	7,443,215	11/9/2007	US	Methods And Apparatus To Increase The Resolution Of A Clock Synthesis Circuit That Uses Feedback Interpolation
11/983,382		11/15/2007	US	METHOD FOR ON-THE-FLY ERROR CORRECTION IN A CONTENT ADDRESSABLE MEMORY (CAM) AND DEVICE THEREFOR
12/006,972	7,433,217	1/7/2008	US	CONTENT ADDRESSABLE MEMORY CELL CONFIGURABLE BETWEEN MULTIPLE MODES AND METHOD THEREFOR
12/012,663		2/4/2008	US	CONTENT ADDRESSABLE MEMORY (CAM) HAVING DIFFUSED MATCH LINE STRUCTURE
12/012,660		2/4/2008	US	CONTENT ADDRESSABLE MEMORY HAVING BLOCK SELECTABLE LOW POWER MODE

12/012,618		2/4/2008	US	DEVICE AND METHOD FOR SAME COMMAND PARTIAL SEARCH KEY UPDATE AND SEARCH START IN CONTENT ADDRESSABLE CONFIGURABLE I/O
12/012,672		2/4/2008	US	
12/069,093		2/6/2008	US	CONTENT ADDRESSABLE MEMORY HAVING ASYNCHRONOUS MATCH LINE PRECHARGE DISABLE
12/028,774		2/8/2008	US	Multi-Phase Power System With Redundancy
12/072,361		2/25/2008	US	ROW EXPANSION REDUCTION BY INVERSION FOR RANGE REPRESENTATION IN TERNARY CONTENT ADDRESSABLE
12/049,904		3/17/2008	US	Increased Throughput for Management Data Input/Output
12/130,732		5/30/2008	US	Methods and Apparatus for Frequency Synthesis with Feedback Interpolation
12/131,992		6/3/2008	US	Content Addressable Memory Having Programmable Interconnect Structure
12/132,053		6/3/2008	US	Content Addressable Memory Having Selectively Interconnected Shift Register Circuits
12/214,952		6/23/2008	US	METHOD AND APPARATUS FOR OVERLAYING FLAT AND/OR TREE BASED DATAT SETS ONTO CONTENT ADDRESSABLE
12/215,747		6/27/2008	US	METHODS AND CIRCUITS FOR PLACING UNUSED CONTENT ADDRESSABLE MEMORY (CAM) CELLS INTO LOW CURRENT
12/215,875		6/27/2008	US	BIT LINE CURRENT REDUCTION ARCHITECTURE
12/215,748		6/27/2008	US	MATCH LINE CURRENT REDUCTION ARCHITECTURE
12/165,541		6/30/2008	US	Packet Switching Method And System
12/168,600		7/7/2008	US	Transposing Of Bits In Input Data To Form A Comparand Within A Content Addressable Memory
61/079,080		7/8/2008	US	Comparator Circuit
12/171,099		7/10/2008	US	System And Method For Efficiently Searching A Forwarding Database That Is Split Into A Bounded Number Of Sub-Databases Having A
12/175,272		7/17/2008	US	Low Power Content Addressable Memory
61/082,051		7/18/2008	US	Determining Regular Expression Match Lengths
61/087,581		8/8/2008	US	Counter Circuit For Regular Expression Search Engines
12/195,299		8/20/2008	US	Dynamic Random Access Memory Based Content Addressable Memory Cell With Concurrent Read And Compare
12/211,565		9/16/2008	US	Multiple String Searching Using Ternary Content Addressable Memory
12/275,160		11/20/2008	US	Dynamically Partitioned Cam Array
12/313,868		11/24/2008	US	STRING SEARCH IN CAM DEVICE UTILIZING PARALLEL SHIFTED SEARCH KEYS
12/335,506		12/15/2008	US	Character Encoding Schemes For Search Engines
12/341,284		12/22/2008	US	Regular Expression Search Engine
12/341,754		12/22/2008	US	Content Addressable Memory Having Selectively Interconnected Counter Circuits
12/341,949		12/22/2008	US	Content Addressable Memory Having Programmable Combinational Logic Circuits
12/352,528		1/12/2009	US	Row Redundancy For Content Addressable Memory Having Programmable Interconnect Structure
12/367,233		2/6/2009	US	Packet Processing System Having Selectively Loadable Search Engine

61/168,120		4/9/2009	US	Spin Torque Transfer Content Addressable Memory Device
12/386,128		4/13/2009	US	SUBSTRATE BIASING CIRCUIT AND METHOD
12/185,750		8/4/2008	US	Methods And Apparatus To Increase The Resolution Of A Clock Synthesis Circuit That Uses Feedback Interpolation

NetLogic Microsystems, Inc. - patent summary of patents acquired from Integrated Device Technology, Inc.***NetLogic Microsystems, Inc. - Confidential***

Issued Patents

Patent Title	Country	Patent No.	Issue Date	App. No.	Issue Date
Six Transistor Content Addressable Memory Cell	US	US6101116	8/8/2000	09/345,224	6/30/1999
Content Addressable Memory (CAM) Arrays And Cells Having Low Power Requirements	US	USRE39227	8/8/2006	10/403,581	3/31/2003
Low-Power Content Addressable Memory Cell	US	US6128207	10/3/2000	09/185,057	11/2/1998
Increasing Priority Encoder Speed Using The Most Significant Bit Of A Priority Address	US	US6505271	1/7/2003	09/439,968	11/12/1999
Pipelining A Content Addressable Memory Cell Array For Low-Power Operation	US	US6470418	10/22/2002	09/232,413	1/15/1999
Content Addressable Memory With Longest Match Detect	US	US6370613	4/9/2002	09/361,680	7/27/1999
Priority Encoder For A Content Addressable Memory System	US	US5964857	10/12/1999	08/865,819	5/30/1997
Network Translation Circuit and Method Using A Segmentable Content Addressable Memory	US	US6732227	5/4/2004	09/655,019	9/5/2000
Content Addressable Memory Multiple Match Detection Circuit	US	US5852569	12/22/1998	08/858,997	5/20/1997
Content Addressable Memory And Random Access Memory Partition Circuit	US	US5706224	1/6/1998	08/729,626	10/10/1996
CAM Array With Minimum Cell Size	US	US6256216	7/3/2001	09/574744	5/18/2000
Ternary CAM Array	US	US6262907	7/17/2001	09/574,747	5/18/2000
Quad CAM Cell With Minimum Cell Size	US	US6373739	4/16/2002	09/731,160	12/6/2000
CAM Array With Minimum Cell Size	US	US6266263	7/24/2001	09/678,502	10/2/2000
Low Power Priority Encoder	US	US6307767	10/23/2001	09/829,679	4/9/2001
Sense Amplifier For Content Addressable Memory	US	US6442054	8/27/2002	09/866,056	5/24/2001
Ternary CAM Cell With Dram Mask Circuit	US	US6400593	6/4/2002	09/780,714	2/8/2001
Dram-Based CAM Cell Using 3T Or 4T Dram Cells	US	US6421265	7/16/2002	09/816,742	3/22/2001
Content Addressable Memory Array Having Flexible Priority Support	US	US6996662	2/7/2006	09/884,797	6/18/2001
Content Addressable Memory (CAM) Devices That Can Identify Highest Priority Matches In Non-Sectored Cam Arrays And Methods Of Operating Same	US	US6665202	12/16/2003	09/962,737	9/25/2001
Compact Ternary Content Addressable Memory Cell	US	US6496399	12/17/2002	09/941,372	8/28/2001
Content Addressable Memory (CAM) Devices Having Dedicated Mask Cell Sub-Arrays Therein And Methods Of Operating Same	US	US6839256	1/4/2005	10/386,400	3/11/2003

NetLogic Microsystems, Inc. - patent summary of patents acquired from Integrated Device Technology, Inc.***NetLogic Microsystems, Inc. - Confidential***

Title	Country	Patent No.	Issue Date	Application No.	Issue Date
Content Addressable Memory (CAM) Devices That Support Power Saving Longest Prefix Match Operations And Methods Of Operating Same	US	US7050317	5/23/2006	10/927,453	8/26/2004
Content Addressable Memory (CAM) Devices Having Priority Class Detectors Therein That Perform Local Encoding Of Match Line Signals	US	US7095641	8/22/2006	11/393,336	3/30/2006
Content Addressable Memory (CAM) Devices Having Bidirectional Interface Circuit Therein That Support Passing Word Line And Match Signals On Global Word Lines	US	US7301850	11/27/2007	11/393,493	3/30/2006
Content Addressable Memory (CAM) Devices That Utilize Priority Class Detectors To Identify Highest Priority Matches In Multiple CAM Arrays And Methods Of Operating Same	US	US7092311	8/15/2006	10/386,399	3/11/2003
Content Addressable Memory (CAM) Devices Having CAM Array Blocks Therein That Conserve Bit Line Power During Staged Compare Operations	US	US6804134	10/12/2004	10/410,569	4/9/2003
Content Addressable And Random Access Memory Devices Having High Speed Sense Amplifiers Therein With Low Power Consumption Requirements	US	US6879532	4/12/2005	10/934,209	9/3/2004
Multi-Bank Content Addressable Memory (CAM) Devices Having Segment-Based Priority Resolution Circuits Therein And Methods Of Operating Same	US	US6937491	8/30/2005	10/263,223	10/2/2002
Multi-Bank Content Addressable Memory (CAM) Devices Having Staged Segment-To-Segment Soft And Hard Priority Resolution Circuits Therein And Methods Of Operating Same	US	US7069378	6/27/2006	10/263,258	10/2/2002
Content Addressable Memories Having Entries Stored Therein With Independently Searchable Weight Fields And Methods Of Operating Same	US	US6745280	6/1/2004	10/109,328	3/28/2002
Content Addressable Memory With Programmable Priority Weighting And Low Cost Match Detection	US	US6577520	6/10/2003	10/274,659	10/21/2002
Priority Encoder For A Content Addressable Memory System	Taiwan	440872	6/16/2001	087108450	5/29/1998
Content Addressable Memory (CAM) Devices That Utilize Dual-Capture Match Line Signal Repeaters To Achieve Desired Speed/Power Tradeoff And Methods Of Operating Same	US	US6965519	11/15/2005	10/464,598	6/18/2003
Dram-Based CAM Cell With Shared Bitlines	US	US7016211	3/21/2006	10/921760	8/18/2004

NetLogic Microsystems, Inc. - patent summary of patents acquired from Integrated Device Technology, Inc.

NetLogic Microsystems, Inc. - Confidential

Title	Country	Patent No.	Invent Date	Applicant No.	Grant Date
Low Power Content Addressable Memory Array (CAM) and Method of Operating Same	US	US7486531	2/3/2009	11/203,058	8/12/2005
Content Addressable Memory (CAM) Devices Having Reliable Column Redundancy Characteristics And Methods Of Operating Same	US	US6657878	12/2/2003	10/084,842	2/27/2002
CAM Circuit With Radiation Resistance	US	US6560156	5/6/2003	10/099,913	3/14/2002
CAM Circuit With Radiation Resistance	US	US6924995	8/2/2005	10/845,654	5/13/2004
CAM Circuit With Radiation Resistance	US	US6754093	6/22/2004	10/165,506	6/6/2002
CAM Circuit With Separate Memory And Logic Operating Voltages	US	US6661687	12/9/2003	10/350,991	1/23/2003
CAM Circuit With Separate Memory And Logic Operating Voltages	US	US6512685	1/28/2003	10/164,981	6/6/2002
Hardware Hashing Of An Input Of A Content Addressable Memory (CAM) To Emulate A Wider CAM	US	US7136960	11/14/2006	10/173516	6/14/2002
Use Of Hashed Content Addressable Memory (CAM) To Accelerate Content-Aware Searches	US	US7171439	1/30/2007	10/173,206	6/14/2002
Fast Collision Detection For A Hashed Content Addressable Memory (CAM) Using A Random Access Memory	US	US7290084	10/30/2007	10/980,858	11/2/2004
CAM Circuit With Error Correction	US	US6700827	3/2/2004	10/226,512	8/23/2002
Content Addressable Memory (CAM) Devices Having Error Detection And Correction Control Circuits Therein And Methods Of Operating Same	US	US6879504	4/12/2005	10/619,638	7/15/2003
Content Addressable Memory (CAM) Devices That Support Distributed CAM Control And Methods Of Operating Same	US	US7058757	6/6/2006	10/620161	7/15/2003
Content Addressable Memory (CAM) Devices That Utilize Multi-Port CAM Cells And Control Logic To Support Multiple Overlapping Search Cycles That Are Asynchronously Timed Relative To Each Other	US	US6781857	8/24/2004	10/306,799	11/27/2002
Multiple Match Detection Logic And Gates For Content Addressable Memory (CAM) Devices	US	US6859378	2/22/2005	10/869,387	6/16/2004
Content Addressable Memory (CAM) Devices Having Scalable Multiple Match Detection Circuits Therein	US	US6924994	8/2/2005	10/385,155	3/10/2003
Content Addressable Memory (CAM) Devices Having CAM Array Blocks Therein That Perform Pipelined And Interleaved Search, Write And Read Operations And Methods Of Operating Same	US	US6829153	12/7/2004	10/622,396	7/18/2003
Content Addressable Memory (CAM) Devices Having Adjustable Match Line Precharge Circuits Therein	US	US6775168	8/10/2004	10/622,408	7/18/2003

NetLogic Microsystems, Inc. - patent summary of patents acquired from Integrated Device Technology, Inc.***NetLogic Microsystems, Inc. - Confidential***

Title	Country	Patent No.	Issue Date	Application No.	Issue Date
Content Addressable Memory (CAM) Devices Having Speed Adjustable Match Line Signal Repeaters Therein	US	US6760242	7/6/2004	10/323,236	12/18/2002
Content Addressable Memory (CAM) Devices That Utilize Segmented Match Lines And Word Lines To Support Pipelined Search And Write Operations And Methods Of Operating Same	US	US6967856	11/22/2005	10/701,048	11/4/2003
Content Addressable Memory Devices With Virtual Partitioning And Methods Of Operating Same	US	US6867991	3/15/2005	10/613,245	7/3/2003
Content Addressable Memory (CAM) Arrays Having Memory Cells Therein With Different Susceptibilities To Soft Errors	US	US7193876	3/20/2007	11/181534	7/14/2005
Content Addressable Memory (CAM) Devices Having Multi-Block Error Detection Logic And Entry Selective Error Correction Logic Therein	US	US6987684	1/17/2006	10/738,264	12/17/2003
Content Addressable Memory (CAM) Devices With Dual-Function Check Bit Cells That Support Column Redundancy And Check Bit Cells With Reduced Susceptibility To Soft Errors	US	US6870749	3/22/2005	10/619,635	7/15/2003
Ternary Content Addressable Memory (Tcam) Cells With Small Footprint Size And Efficient Layout Aspect Ratio	Taiwan	I266319 (200514083)	11/11/2006	093118317	6/24/2004
Ternary Content Addressable Memory (Tcam) Cells With Small Footprint Size And Efficient Layout Aspect Ratio	US	US6900999	5/31/2005	10/609,756	6/30/2003
Content Addressable Memory (CAM) Devices With Block Select And Pipelined Virtual Sector Look-Up Control And Methods Of Operating Same	US	US6972978	12/6/2005	10/663,860	9/16/2003
CAM-Based Search Engines That Support Pipelined Multi-Database Search Operations Using Encoded Multi-Database Identifiers	US	US7260675	8/21/2007	11/532,746	9/18/2006
CAM-Based Search Engines That Support Pipelined Multi-Database Search Operations Using Replacement Search Key Segments	US	US7120731	10/10/2006	10/688,353	10/17/2003
Content Addressable Memories (CAM) Having Low Power Dynamic Match Line Sensing Circuits Therein	US	US7471537	12/30/2008	11/751,900	5/22/2007
High Speed Nand-Type Content Addressable Memory (CAM)	US	US7110275	9/19/2006	11/137,163	5/25/2005
CAM Based Search Engines And Packet Co-Processors Having Results Status Signaling For Completed Contexts	US	US7082493	7/25/2006	10/698,246	10/31/2003

NetLogic Microsystems, Inc. - patent summary of patents acquired from Integrated Device Technology, Inc.***NetLogic Microsystems, Inc. - Confidential***

Title	Country	Patent No.	Invent Date	Application No.	Grant Date
CAM-Based Search Engine Devices Having Advanced Search And Learn Instruction Handling	US	US7194573	3/20/2007	10/721,036	11/21/2003
CAM-Based Search Engines Having Per Entry Age Reporting Capability	US	US7120733	10/10/2006	10/714,680	11/14/2003
Binary And Ternary Non-Volatile CAM	US	US7499303	3/3/2009	10/950,186	9/24/2004
CAM-Based Search Engine Devices Having Index Translation Capability	US	US7185172	2/27/2007	10/743,597	12/22/2003
Method And Apparatus For CAM With Reduced Cross-Coupling Interference	US	US7522438	4/21/2009	11/931,573	10/31/2007
Method And Apparatus For CAM With Reduced Cross-Coupling Interference	US	US7248492	7/24/2007	11/393,985	3/30/2006
Method And Apparatus For CAM With Reduced Cross-Coupling Interference	US	US7187571	3/6/2007	10/821,601	4/9/2004
Content Addressable Memory (CAM) Devices That Support Background Bist And Bist Operations And Methods Of Operating Same	US	US7304875	12/4/2007	11/184,414	7/19/2005
Content Addressable Memory (CAM) Devices Having Nand-Type Compare Circuits	US	US7355890	4/8/2008	11/553,202	10/26/2006
Complementary Data Line Driver Circuits With Conditional Charge Recycling Capability That May Be Used In Random Access And Content Addressable Memory Devices And Method Of Operating Same	US	US6549042	4/15/2003	10/004,456	10/19/2001
Switching circuit implementing variable string matching	US	US7353332	4/1/2008	11/248,901	10/11/2005
Method and Apparatus for Source Synchronous Testing	US	US7548105	6/16/2009	11/395,079	3/31/2006

NetLogic Microsystems, Inc. - patent summary of patents acquired from Integrated Device Technology, Inc.***NetLogic Microsystems, Inc. - Confidential*****Patent Applications**

Pat. No.	Country	Application #	Filing Date	Status
Content addressable memory (CAM) devices that perform pipelined multi-cycle look-up operations using cam sub-arrays and longest match detection	US	10/285,031	10/31/2002	Filed
Content Addressable Memory (CAM) Devices Having Soft Priority Resolution Circuits Therein And Methods Of Operating Same	US	10/613,542	7/3/2003	Filed
CAM Arrays Having CAM Cells Therein With Match Line And Low Match Line Connections And Methods Of Operating Same (Reissue)	US	10/106,420	3/26/2002	Filed
Ternary Content Addressable Memory (Tcam) Cells With Small Footprint Size And Efficient Layout Aspect Ratio	China	200480018652.2	6/17/2004	Filed
Ternary Content Addressable Memory (Tcam) Cells With Small Footprint Size And Efficient Layout Aspect Ratio	Japan	2006-518651	6/17/2004	Filed
Method And Apparatus For CAM With Selective Parallel Match Lines	US	10/821,556	4/9/2004	Filed
Content Addressable Memory Having Redundant Row Isolated Noise Circuit and Method of Use	US	11/764,668	6/18/2007	Filed
Method And Apparatus For CAM With Reduced Cross-Coupling Interference	US	11/765,326	6/19/2007	Filed
Method And Apparatus For CAM With Reduced Cross-Coupling Interference	US	11/931,662	10/31/2007	Filed
Method And Apparatus For CAM With Reduced Cross-Coupling Interference	US	11/931,764	10/31/2007	Filed
Method And Apparatus For CAM With Reduced Cross-Coupling Interference	US	11/931,868	10/31/2007	Filed
Method And Apparatus For CAM With Reduced Cross-Coupling Interference	US	11/931,920	10/31/2007	Filed
Integrated Search Engine Devices That Utilize Hierarchical Memories Containing B-Trees And Span Prefix Masks To Support Longest Prefix Match Search Operations	US	11/184,243	7/19/2005	Filed
Integrated Search Engine Devices Having Pipelined Search And B-Tree Maintenance Sub-Engines Therein	US	11/674,474	2/13/2007	Filed
Integrated Search Engine Devices Having Pipelined Search And Tree Maintenance Sub-Engines Therein That Support Variable Tree Height	US	11/674,487	2/13/2007	Filed
Search Engine Devices That Support High Speed Parallel Decoding Of Digital Search Tries	US	11/395,097	3/31/2006	Filed
Handle Allocation Managers and Methods for Integrated Circuit Search Engine Devices	US	11/962,716	12/21/2007	Filed
Integrated Search Engine Devices Having A Plurality Of Multi-Way Trees Of Search Keys Therein That Share A Common Root Node	US	11/858,441	9/20/2007	Filed

NetLogic Microsystems, Inc. - patent summary of patents acquired from Integrated Device Technology, Inc.***NetLogic Microsystems, Inc. - Confidential***

Patent	Country	Application #	Filing Date	Status
Integrated Search Engine Devices That Support LPM Search Operations Using Span Prefix Masks That Encode Key Prefix Length	US	11/768,646	6/26/2007	Filed
Integrated Search Engine Devices That Support Multi-Way Search Trees Having Multi-Column Nodes	US	11/864,290	9/28/2007	Filed
Integrated Search Engine Devices That Support Efficient Default Route Match Detection And Handle Management in Multi-Way Trees	US	11/934,240	11/2/2007	Filed
Integrated Search Engine Devices Having Pipelined Search And Tree Maintenance Sub-Engines Therein That Maintain Search Coherence During Multi-Cycle Update Operations	US	11/685,982	3/14/2007	Filed
Integrated Search Engine Devices and Methods of Updating Same Using Node Splitting and Merging Operations	US	11/532,225	9/15/2006	Filed
Dual-Port Content Addressable Memory Circuit and Method of Use	US	12/340,467	12/19/2008	Filed
System And Method To Improve Reliability In Memory Word Line	US	12/052,334	3/20/2008	Filed
Integrated Circuit Search Engine Devices Having Priority Sequencer Circuits Therein That Sequentially Encode Multiple Match Signals	US	11/554,958	10/31/2006	Filed
Handle Memory Access Managers and Methods for Integrated Circuit Search Engine Devices	US	12/102,282	4/14/2008	Filed
Integrated Search Engine Devices Having Pipelined Node Maintenance Sub-Engines Therein That Support Database Flush Operations	US	11/963,142	12/21/2007	Filed
Combined Processor Access And Built In Self Test In Hierarchical Memory Systems	US	11/959,705	12/19/2007	Filed
Integrated Search Engine Devices That Support Database Key Dumping And Methods of Operating Same	US	11/963,041	12/21/2007	Filed
Integrated Search Engine Devices That Utilize SPM-Linked Bit Maps to Reduce Handle Memory Duplication And Methods of Operating Same	US	12/336,565	12/17/2008	Filed
Longest Matching Prefix Search Engine with Hierarchical Decoders	US	12/110,103	4/25/2008	Filed
Content Addressable Memory (CAM) Array Capable of Implementing Read or Write Operations During Search Operations	US	12/405,154	3/16/2009	Filed
Content Addressable Memory Having Bidirectional Lines That Support Passing Read/Write Data And Search Data	US	12/405,000	3/16/2009	Filed
Separate CAM Core Power Supply For Power Saving	US	12/197,549	8/25/2008	Filed
Ternary Content Addressable Memory Having Reduced Leakage Effects	US	12/431,332	4/28/2009	Filed
Switching Circuit Implementing Variable String Matching	US	12/028,668	2/28/2008	Filed
Method and apparatus for memory array with asymmetrical memory cells	US	10/852,874	5/25/2004	Filed

NetLogic Microsystems, Inc. - patent summary of patents acquired from Integrated Device Technology, Inc.

NetLogic Microsystems, Inc. - Confidential

Pat.	Inst.	Application #	Filing Date	Status
Content addressable memory (cam) arrays and cells having low power requirements	US	10/246,586	9/18/2002	Abandoned
Content Addressable Memory Multiple Match Detection Circuit	US	09/046,417	3/19/1998	Abandoned
CONTENT ADRESSABLE MEMORY MULTIPLE MATCH DETECTION CIRCUIT	PCT	PCT/US98/10597	05/20/1998	Expired
PRIORITY ENCODER FOR A CONTENT ADDRESSABLE MEMORY SYSTEM	PCT	PCT/US98/11519	5/29/1998	Expired
METHOD AND APPARATUS FOR SOURCE SYNCHRONOUS TESTING	PCT	PCT/US06/22630	6/09/2006	Expired
TERNARY CONTENT ADDRESSABLE MEMORY (TCAM) CELLS WITH SMALL FOOTPRINT SIZE AND EFFICIENT LAYOUT ASPECT RATIO	PCT	PCT/US04/19148	6/17/2004	Expired

NetLogic Microsystems, Inc. - patent summary of patents acquired from Integrated Device Technology, Inc.

NetLogic Microsystems, Inc. - Confidential

Provisional Applications

Pat. No.	Country	Application No.	Filing Date	Status
Content addressable memory (CAM) devices that perform power saving lookup operations and methods of operating same	US	60/371,491	4/10/02	Expired
Content addressable memory (CAM) devices having dedicated mask cell sub-arrays therein and methods of operating same	US	60/364,694	3/15/02	Expired
Content addressable memory (CAM) devices that utilize priority class detectors to identify highest priority matches in multiple CAM arrays and methods of operating same	US	60/364,696	3/15/02	Expired
Content addressable memory (CAM) devices having soft priority resolution circuits therein and methods of operating same	US	60/397,639	7/22/02	Expired
Low power content addressable memory array (CAM) and method of operating same	US	60/626,809	11/9/04	Expired
Content addressable memory (CAM) devices having reliable column redundancy characteristics and lateral CAM cells with symmetric compare logic and methods of operating same	US	60/395,924	7/15/02	Expired
Content Addressable Memories (CAM) Having Low Power Dynamic Match Line Sensing Circuits Therein	US	60/805,649	6/23/06	Expired
Network search engine device	US	60/516,178	10/31/03	Expired
Method and Apparatus for Source Synchronous Testing	US	60/690,749	6/15/05	Expired
Method and Apparatus for Source Synchronous Testing	US	60/689,317	6/10/05	Expired
	US	60/496,346	8/18/03	Expired

NetLogic Microsystems, Inc. - patent summary of patents acquired from Integrated Device Technology, Inc.

NetLogic Microsystems, Inc. - Confidential

Invention Disclosures

Title	Date	Application #	Filing Date	Status
Next Generation TCAM Architecture				Pending Review
Mechanism Of Detection And Reduction Of Current Surge In Segmented Content Addressable Memory				Pending Review

EXHIBIT C

Trademarks

Description

Registration/
Application
Number

Registration/
Application
Date

See Attached

1. Registered Marks

Registration No.	Registration Date	Jurisdiction	Mark
3373724	1/22/2008	US	Cynase
2948974	5/10/2005	US	Mini-Key
2810999	2/3/2004	US	Zero Table Management
2714043	3/6/2004	US	ZTM
3191236	5/13/2003	European Community	Aeluros
4770164	5/14/2004	Japan	Aeluros
2903869	11/16/2004	US	Aeluros

2. Common Law Marks

- NetLogic Microsystems
- NetLogic Microsystems Logo
- NETL7
- NETLite
- Sahasra
- Putting Intelligence in the Network
- Puma
- Aeluros Logo
- Ayama

EXHIBIT D

Mask Works

Description

Registration/
Application
Number

Registration/
Application
Date

None

EXECUTION VERSION

BVI INTELLECTUAL PROPERTY SECURITY AGREEMENT

This BVI Intellectual Property Security Agreement is entered into as of July 17, 2009 by and between SILICON VALLEY BANK (the "Administrative Agent") and NETLOGIC MICROSYSTEMS, INC. ("US Borrower"), NETLOGIC MICROSYSTEMS INTERNATIONAL LIMITED ("BVI Borrower") and NETLOGIC MICROSYSTEMS CAYMANS LIMITED ("NetLogic Caymans" and, together with US Borrower and BVI Borrower, the "Grantors").

RECITALS

A. Reference is made to that certain Credit Agreement, dated as of June 19, 2009 (as amended, amended and restated, supplemented, restructured or otherwise modified, renewed or replaced from time to time, the "Credit Agreement"; unless otherwise defined herein, capitalized terms used herein are used as defined in the Credit Agreement), among Grantor, NetLogic Microsystems International Limited, the Lenders party thereto and the Administrative Agent. The Lenders are willing to make the Tranche B Term Loans to BVI Borrower, but only upon the condition, among others, that Grantors shall grant to the Administrative Agent a security interest in certain Copyrights, Trademarks, Patents, and Mask Works (as each term is described below) to secure the BVI obligations.

B. Pursuant to the terms of the BVI Guarantee and Collateral Agreement and the other Loan Documents, Grantors have granted to the Administrative Agent a security interest in all of Grantors' right, title and interest, whether presently existing or hereafter acquired, in, to and under all of the Collateral.

NOW, THEREFORE, for good and valuable consideration, receipt of which is hereby acknowledged, and intending to be legally bound, as collateral security for the prompt and complete payment when due of the BVI Obligations under the Credit Agreement, Grantors hereby represent, warrant, covenant and agree as follows:

AGREEMENT

As a continuing security to secure the BVI Obligations under the Credit Agreement, each Grantor grants and pledges to the Administrative Agent a security interest in (and charges by way of a fixed charge, to the extent the same can be legally charged, and assigns to the Administrative Agent) all of such Grantor's right, title and interest in, to and under its intellectual property (all of which shall collectively be called the "Intellectual Property Collateral"), including, without limitation, the following:

(a) Any and all copyright rights, copyright applications, copyright registrations and like protections in each work or authorship and derivative work thereof, whether published or unpublished and whether or not the same also constitutes a trade secret, now or hereafter existing, created, acquired or held, including without limitation those set forth on Exhibit A attached hereto (collectively, the "Copyrights");

(b) Any and all trade secrets, and any and all intellectual property rights in computer software and computer software products now or hereafter existing, created, acquired or held;

(c) Any and all design rights that may be available to such Grantor now or hereafter existing, created, acquired or held;

(d) All patents, patent applications and like protections including, without limitation, improvements, divisions, continuations, renewals, reissues, extensions and continuations-in-part of the

same, including without limitation the patents and patent applications set forth on Exhibit B attached hereto (collectively, the "Patents");

(e) Any trademark and servicemark rights, whether registered or not, applications to register and registrations of the same and like protections, and the entire goodwill of the business of such Grantor connected with and symbolized by such trademarks, including without limitation those set forth on Exhibit C attached hereto (collectively, the "Trademarks");

(f) All mask works or similar rights available for the protection of semiconductor chips, now owned or hereafter acquired, including, without limitation those set forth on Exhibit D attached hereto (collectively, the "Mask Works");

(g) Any and all claims for damages by way of past, present and future infringements of any of the rights included above, with the right, but not the obligation, to sue for and collect such damages for said use or infringement of the intellectual property rights identified above;

(h) All licenses or other rights to use any of the Copyrights, Patents, Trademarks, or Mask Works and all license fees and royalties arising from such use to the extent permitted by such license or rights;

(i) All amendments, extensions, renewals and extensions of any of the Copyrights, Trademarks, Patents, or Mask Works; and

(j) All proceeds and products of the foregoing, including without limitation all payments under insurance or any indemnity or warranty payable in respect of any of the foregoing.


This security interest is granted in conjunction with the security interest granted to the Administrative Agent under the BVI Guarantee and Collateral Agreement and the other Loan Documents. The rights and remedies of the Administrative Agent with respect to the security interest granted hereby are in addition to those set forth in the Credit Agreement and the other Loan Documents, and those which are now or hereafter available to the Administrative Agent as a matter of law or equity. Each right, power and remedy of the Administrative Agent provided for herein or in the Credit Agreement or any of the Loan Documents, or now or hereafter existing at law or in equity shall be cumulative and concurrent and shall be in addition to every right, power or remedy provided for herein and the exercise by the Administrative Agent of any one or more of the rights, powers or remedies provided for in this Intellectual Property Security Agreement, the Credit Agreement or any of the other Loan Documents, or now or hereafter existing at law or in equity, shall not preclude the simultaneous or later exercise by any person, including the Administrative Agent, of any or all other rights, powers or remedies. This Intellectual Property Security Agreement shall be governed by, and construed and interpreted in accordance with, the law of the State of California.

[Signature page follows.]

IN WITNESS WHEREOF, the parties have caused this Intellectual Property Security Agreement to be duly executed as a deed by its officers thereunto duly authorized as of the first date written above.


GRANTORS:


NETLOGIC MICROSYSTEMS, INC.

By: 
Name: Michael Tate
Title: Vice President and Chief Financial Officer

Executed as a deed for and on behalf of:


NETLOGIC MICROSYSTEMS CAYMANS LIMITED


By: 
Name: Michael Tate
Title: Director

In the presence of: 
Name: Ronald Jankov
Title: Director

Executed as a deed for and on behalf of:

NETLOGIC MICROSYSTEMS INTERNATIONAL LIMITED

By: 
Name: Michael Tate
Title: Director

In the presence of: 
Name: Ronald Jankov
Title: Director

Address of Grantors:
NetLogic Microsystems, Inc.
1875 Charleston Road
Mountain View, California 94043
Attention: Roland Cortes, Esq.
Facsimile No.: (650) 230-0283

Address of the Administrative Agent:

3003 Tasman Drive
Santa Clara, CA 95054-1191
Attn: Agency Services
Facsimile No.: (408) 496-2429

ADMINISTRATIVE AGENT:

SILICON VALLEY BANK

By:  _____

Title: MANAGING DIRECTOR

[Signature Page to BVI IP Security Agreement]

TRADEMARK
REEL: 004026 FRAME: 0547

EXHIBIT A

Copyrights

Description

Registration/
Application
Number

Registration/
Application
Date

NONE

EXHIBIT B

Patents

Description

Registration/
Application
Number

Registration/
Application
Date

See Attached

Serial or Patent No.	Issued Patent No.	Filing Date	Jurisdiction	Title
08/235,663	5,621,677	4/29/1994	US	Method And Apparatus For Precharging Match Output In A Cascaded Content Addressable Memory System
08/281,436	5,452,243	7/27/1994	US	Fully Static Cam Cells With Low Write Power And Methods Of Matching And Writing To The Same
08/284,347	5,649,149	8/1/1994	US	Integrated Content Addressable Memory Array With Processing Logical And A Host Computer Interface
08/284,372	5,860,085	8/1/1994	US	Instructions Set For A Content Addressable Memory Array With Read/Write Circuits And An Interface Register Logic Block
08/885,909	5,949,696	6/30/1997	US	Differential Dynamic Content Addressable Memory And High Speed Network Address Filtering
08/967,314	6,199,140	357-> < -33	US	Multiport Content Addressable Memory Device and Timing Signals
09/001,110	6,148,364	12/30/1997	US	Method And Apparatus For Cascading Content Addressable Memory Devices
09/076,337	6,219,748	5/11/1998	US	Method And Apparatus For Implementing A Learn Instruction In A Content Addressable Memory Device
09/076,336	6,240,485	5/11/1998	US	Method And Apparatus For Implementing A Learn Instruction In A Depth Cascaded Content Addressable Memory System
09/111,364	6,381,673	7/6/1998	US	Method And Apparatus For Performing A Read Next Highest Priority Match Instruction In A Content Addressable Memory Device
09/150,517	6,418,042	9/9/1998	US	Ternary Content Addressable Memory With Compare Operand Selected According To Mask Value
87118089	NI-160299	10/30/1998	Taiwan	Synchronous Content Addressable Memory With Single Cycle Operation
087118088	NI 142510	10/30/1998	Taiwan	Method And Apparatus For Cascading Content Addressable Memory
09/186,562	6,081,440	11/5/1998	US	TERNARY CONTENT ADDRESSABLE MEMORY (CAM) HAVING FAST INSERTION AND DELETION OF DATA VALUE!
09/187,285	6,266,262	11/5/1998	US	ENHANCED CONTENT ADDRESSABLE MEMORY FOR LONGEST PREFIX ADDRESS MATCHING
87118091	NI 123270	11/30/1998	Taiwan	Ternary Content Addressable Memory With Compare Operand Selected According To Mask Value
09/225,918	6,237,061	1/5/1999	US	Method For Longest Prefix Matching In A Content Addressable Memory
09/225,919	6,125,049	1/5/1999	US	Match Line Control Circuit For Content Addressable Memory
09/238,711	6,574,194	1/28/1999	US	Architecture Of Data Communications Switching System And Associated Method
09/239,210	6,741,593	1/28/1999	US	Circuit Architecture And Method For Displaying Port Status In Data Communications Switching System
09/272,710	6,420,990	3/19/1999	US	PRIORITY SELECTION CIRCUIT
09/273,422	6,253,280	3/19/1999	US	A PROGRAMMABLE MULTIPLE WORD-WIDTH CAM ARCHITECTURE
09/276,885	6,137,707	3/26/1999	US	Method And Apparatus For Simultaneously Performing A Plurality Of Compare Operations In Content Addressable Memory Device
088106805	NI 141972	4/28/1999	Taiwan	Method And Apparatus For Implementing A Learn Instruction In A Content Addressable Memory Device
09/338,452	6,460,112	6/22/1999	US	Method And Apparatus For Determining A Longest Prefix Match In A Content Addressable Memory Device
09/347,489	6,505,270	7/2/1999	US	CONTENT ADDRESSABLE MEMORY HAVING LONGEST PREFIX MATCHING FUNCTION
88111409	NI 136967	7/6/1999	Taiwan	Method And Apparatus For Performing A Read Next Highest Priority Match Instruction In A Content Addressable Memory Device
09/351,545	6,393,514	7/12/1999	US	Method Of Generating An Almost Full Flag And A Full Flag In A Content Addressable Memory
09/351,962	6,175,513	7/12/1999	US	Method And Apparatus For Detecting Multiple Matches In A Content Addressable Memory

09/351,541	6,166,939	7/12/1999	US	Method And Apparatus For Selective Match Line Pre-Charging In A Content Addressable Memory
09/359,848	6,108,227	7/23/1999	US	CONTENT ADDRESSABLE MEMORY HAVING BINARY AND TERNARY MODES OF OPERATION
09/376,397	6,240,000	8/18/1999	US	CONTENT ADDRESSABLE MEMORY HAVING REDUCED TRANSIENT CURRENT
09/391,989	6,243,280	9/9/1999	US	Selective Match Line Pre-Charging In A Partitioned Content Addressable Memory Array
09/392,972	6,191,969	9/9/1999	US	Selective Match Line Discharging In A Partitioned Content Addressable Memory Array
09/394,232	6,195,277	9/13/1999	US	MULTIPLE SIGNAL DETECTION CIRCUIT
09/406,170	7,143,231	9/23/1999	US	Method And Apparatus For Performing Packet Classification For Policy-Based Packet Routing
09/420,516	6,275,426	10/18/1999	US	Row Redundancy For Content Addressable Memory
09/427,971	6,804,744	10/27/1999	US	CONTENT ADDRESSABLE MEMORY HAVING SECTIONS WITH INDEPENDENTLY CONFIGURABLE ENTRY WIDTHS
09/439,834	6,499,081	11/12/1999	US	Method And Apparatus For Determining A Longest Prefix Match In A Segmented Content Addressable Memory Device
09/442,042	6,539,455	11/12/1999	US	Method And Apparatus For Determining An Exact Match In A Ternary Content Addressable Memory Device
09/439,317	6,154,384	11/12/1999	US	Ternary Content Addressable Memory Cell
09/440/682	6,647,457	11/16/1999	US	CONTENT ADDRESSABLE MEMORY HAVING PRIORITIZATION OF UNOCCUPIED ENTRIES
09/455,726	6,591,331	12/6/1999	US	Method And Apparatus For Determining The Address Of The Highest Priority Matching Entry In A Segmented Content Addressable Memory
09/465,638	6,502,163	12/17/1999	US	METHOD AND APPARATUS FOR ORDERING ENTRIES IN A TERNARY CONTENT ADDRESSABLE MEMORY
09/471,103	6,147,891	12/21/1999	US	Match Line Control Circuit For Content Addressable Memory
09/495,764	6,268,807	2/1/2000	US	PRIORITY ENCODER/READ ONLY MEMORY (ROM) COMBINATION
089103050	NI 173983	2/22/2000	Taiwan	Method And Apparatus For Determining A Longest Prefix Match In A Segmented Content Addressable Memory Device
09/519,605	7,130,297	3/6/2000	US	ARCHITECTURE FOR A MIXED VOICE AND DATA NETWORK
09/519,608	6,724,750	3/6/2000	US	A METHOD FOR A LINK TO A WIDE AREA NETWORK DEVICE IN A HOME COMMUNICATIONS NETWORK
09/519,607	6,856,614	3/6/2000	US	A METHOD FOR MIXED VOICE AND DATA DEVICE IN A HOME COMMUNICATIONS NETWORK
09/570,746	6,191,970	5/13/2000	US	Selectivwe Match Line Discharging In A Partitioned Content Addressable Memory Array
09/590,792	6,229,742	6/8/2000	US	Spare Address Decoder
09/590,642	6,324,087	6/8/2000	US	Method And Apparatus For Partitioning A Content Addressable Memory Device
09/590,428	6,763,425	6/8/2000	US	Method And Apparatus For Address Translation In A Partitioned Cam Device
09/590,775	6,687,785	6/8/2000	US	Method And Apparatus For Re-Assigning Priority In A Partitioned Cam Device
09/590,779	6,249,467	6/8/2000	US	Row Redundancy In A Content Addressable Memory
09/594,203	6,252,789	6/14/2000	US	Inter-Row Configurability Of Content Addressable Memory
09/594,199	6,246,601	6/14/2000	US	Method And Apparatus For Using An Inter-Row Configurable Content Addressable Memory
09/594,206	6,801,981	6/14/2000	US	Intra-Row Configurability Of Content Addressable Memory

09/594,209	6,813,680	6/14/2000	US	Method And Apparatus For Loading Comparand Data Into A Content Addressable Memory System
09/594,420	6,243,281	6/14/2000	US	Method And Apparatus For Accessing A Segment Of Cam Cells In An Intra-Row Configurable Cam System
09/594,201	6,799,243	6/14/2000	US	Method And Apparatus For Detecting A Match In An Intra-Row Configurable Cam System
09/594,194	6,751,701	6/14/2000	US	Method And Apparatus For Detecting A Multiple Match In An Intra-Row Configurable Cam System
09/594,202	6,795,892	6/14/2000	US	Method And Apparatus For Determining A Match Address In An Intra-Row Configurable Cam Device
09/594,195	6,560,670	6/14/2000	US	Inter-Row Configurability Of Content Addressable Memory
09/595,850	6,317,350	6/16/2000	US	Hierarchical Depthcascading Of Content Addressable Memory Devices
09/595,773	6,493,793	6/16/2000	US	Content Addressable Memory Device Having Selective Cascade Logic And Method For Selectively Combining Match Information In A Cam Device
09/661,630	6,751,755	9/13/2000	US	CONTENT ADDRESSABLE MEMORY HAVING REDUNDANCY CAPABILITIES
089121692	NI 152850	10/17/2000	Taiwan	Row Redundancy For Content Addressable Memory
09/729,871	7,487,200	12/5/2000	US	Method And Apparatus For Performing Priority Encoding In A Segmented Classification System
09/733,819	6,490,650	12/8/2000	US	Method And Apparatus For Generating A Device Index In A Content Addressable Memory
09/778,170	6,697,911	2/6/2001	US	Synchronous Content Addressable Memory
09/813,900	6,430,074	3/20/2001	US	Selective Look-Ahead Match Line Pre-Charging In A Partitioned Content Addressable Memory Array
09/815,232	6,521,994	3/22/2001	US	Multi-Chip Module Having Content Addressable Memory
09/815,233	6,718,432	3/22/2001	US	Method And Apparatus For Transparent Cascading Of Multiple Content Addressable Memory Devices
09/815,921	7,110,408	3/24/2001	US	Method And Apparatus For Selecting A Most Significant Priority Number For A Device Using A Partitioned Priority Index Table
09/815,778	7,110,407	3/24/2001	US	Method And Apparatus For Performing Priority Encoding In A Segmented Classification System Using Enable Signals
09/826,556	6,691,124	4/4/2001	US	Compact Data Structures For Pipelined Message Forwarding Lookups
09/827,270	7,017,021	4/4/2001	US	High-Speed Message Forwarding Lookups For Arbitrary Length Strings Using Pipelined Memories
09/829,355	6,910,097	4/9/2001	US	Classless Interdomain Routing Using Binary Content Addressable Memory
09/846,513	6,567,340	4/30/2001	US	Memory Storage Cell Based Array Of Counters
09/886,235	6,445,628	6/18/2001	US	Row Redundancy In A Content Addressable Memory
09/900,748	6,636,956	7/6/2001	US	Memory Management Of Striped Pipelined Data Structures
09/904,326	6,504,740	7/12/2001	US	CONTENT ADDRESSABLE MEMORY HAVING COMPARE DATA TRANSITION DETECTOR
09/922,423	7,237,156	8/3/2001	US	Content Addressable Memory With Error Detection
09/935,997	6,744,652	8/22/2001	US	Concurrent Searching Of Different Tables Within A Content Addressable Memory
09/934,813	6,480,406	8/22/2001	US	Content Addressable Memory Cell
09/940,832	6,542,391	8/27/2001	US	Content Addressable Memory With Configurable Class-Based Storage Partition
09/954,827	6,597,595	9/18/2001	US	Content Addressable Memory With Error Detection Signaling

09/963,334	7,035,968	9/24/2001	US	Content Addressable Memory With Range Compare Function
10/000,158	7,210,003	10/31/2001	US	Comparand Generation In A Content Addressable Memory
10/000,122	6,934,795	10/31/2001	US	Content Addressable Memory With Programmable Word Width And Programmable Priority
09/999,800	6,757,779	10/31/2001	US	Content Addressable Memory With Selectable Mask Write Mode
09/999,798	6,944,709	10/31/2001	US	Content Addressable Memory With Block-Programmable Mask Write Mode, Word Width And Priority
10/002,713	7,043,673	11/1/2001	US	Content Addressable Memory With Priority-Biased Error Detection Sequencing
10/004,209	7,017,089	11/1/2001	US	Method And Apparatus For Testing A Content Addressable Memory Device
60/350,142		11/2/2001	US	Clockless chip-to-chip interface
60/380,205		11/2/2001	US	Methods and Apparatus for Temperature Compensation for a Vertical Cavity Surface Emitting Laser
10/024,609	6,690,309	12/17/2001	US	HIGH SPEED TRANSMISSION SYSTEM WITH CLOCK INCLUSIVE BALANCED CODING
10/026,142	6,515,884	12/18/2001	US	CONTENT ADDRESSABLE MEMORY HAVING REDUCED CURRENT CONSUMPTION
10/026,141	6,697,275	12/18/2001	US	METHOD AND APPARATUS FOR CONTENT ADDRESSABLE MEMORY TEST MODE
10/025,661	6,564,289	12/18/2001	US	Method And Apparatus For Performing A Read Next Highest Priority Match Instruction In A Content Addressable Memory Device
10/027,553	6,721,202	12/21/2001	US	Bit Encoded Ternary Content Addressable Memory Cell
10/040,714	6,650,575	12/28/2001	US	Programmable Delay Circuit Within A Content Addressable Memory
10/047,754	7,237,058	1/14/2002	US	Input Data Selection For Content Addressable Memory
10/055,058	7,054,993	1/22/2002	US	Ternary Content Addressable Memory Device
10/062,307	6,697,276	2/1/2002	US	Content Addressable Memory Device
10/061,941	6,934,796	2/1/2002	US	Content Addressable Memory With Hashing Function
10/077,829	6,993,622	2/15/2002	US	Bit Level Programming Interface In A Content Addressable Memory
10/081,643	6,661,716	2/21/2002	US	WRITE METHOD AND CIRCUIT FOR CONTENT ADDRESSABLE MEMORY
10/093,580	6,772,279	3/7/2002	US	METHOD AND APPARATUS FOR MONITORING THE STATUS OF CAM COMPARAND REGISTERS USING A FREE LIST AND A BUSY
10/109,364	6,763,426	3/28/2002	US	CASCADABLE CONTENT ADDRESSABLE MEMORY (CAM) DEVICE AND ARCHITECTURE
10/112,630	6,661,686	3/29/2002	US	Content Addressable Memory Having Dynamic Match Resolution
10/121,344	6,690,595	4/12/2002	US	Content Addressable Memory With Selective Error Logging
10/131,370	6,892,272	4/23/2002	US	Method And Apparatus For Determining A Longest Prefix Match In A Content Addressable Memory Device
10/142,855	6,574,702	5/9/2002	US	Method And Apparatus For Determining An Exact Match In A Content Addressable Memory Device
10/143,051	6,714,430	5/10/2002	US	Content Addressable Memory Having Column Redundancy
10/156,532	7,171,595	5/28/2002	US	Content Addressable Memory Match Line Detection
10/163,263	6,707,693	6/5/2002	US	Content Addressable Memory Device With Simultaneous Write And Compare Function

10/165,560	6,892,273	6/7/2002	US	METHOD AND APPARATUS FOR STORING MASK VALUES IN A CONTENT ADDRESSABLE MEMORY (CAM) DEVICE
10/174,325	7,114,026	6/17/2002	US	Cam Device Having Multiple Index Generators
10/176,495		6/21/2002	US	Methods and Apparatus for Clock and Data Recovery Using Transmission Lines
10/180,357	7,272,684	6/26/2002	US	RANGE COMPARE CIRCUIT FOR SEARCH ENGINE
10/197,298		7/16/2002	US	SEARCH METHOD AND APPARATUS FOR SEARCH ENGINE DEVICE
10/199,225	6,954,823	7/19/2002	US	SEARCH ENGINE DEVICE AND METHOD FOR GENERATING OUTPUT SEARCH RESPONSES FROM MULTIPLE INPUT SEARCH
10/202,526	7,111,123	7/24/2002	US	A CIRCUIT AND METHOD TO ALLOW SEARCHING BEYOND A DESIGNATED ADDRESS OF A CONTENT ADDRESSABLE
10/207,306	6,867,989	7/29/2002	US	Auto Read Content Addressable Memory Cell And Array
10/208,226	6,971,053	7/30/2002	US	Method For Initiating Internal Parity Operations In A Cam Device
10/211,774	6,842,358	8/1/2002	US	Content Addressable Memory With Cascaded Array
10/213,244	6,978,343	8/5/2002	US	Error-Correcting Content Addressable Memory
10/213,484	6,788,103	8/6/2002	US	Activ Shunt-Peaked Logic Gates
10/217,746	7,206,212	8/13/2002	US	CONTENT ADDRESSABLE MEMORY (CAM) DEVICE WITH ENTRIES HAVING TERNARY MATCH AND RANGE COMPARE
02752859.5	1,425,755	8/21/2002	Europe	Concurrent Searching Of Different Tables Within A Content Addressable Memory
2003-522492	4076497	8/21/2002	Japan	Concurrent Searching Of Different Tables Within A Content Addressable Memory
02766136.2		8/27/2002	Europe	Content Addressable Memory With Configurable Class-Based Storage Partition
JP 2003-522937		8/27/2002	Japan	Content Addressable Memory With Configurable Class-Based Storage Partition
10/232,576	7,219,187	8/30/2002	US	Search Parameter Table In A Content Addressable Memory
10/233,022	6,804,133	8/30/2002	US	Selective Match Line Control Circuit For Content Addressable Memory Array
10/243,076	6,718,433	9/12/2002	US	Match And Priority Encoding Logic Circuit
10/264,667	7,401,180	10/4/2002	US	CONTENT ADDRESSABLE MEMORY (CAM) DEVICE HAVING SELECTABLE ACCESS AND METHOD THEREFOR
10/246,883	6,876,558	10/4/2002	US	METHOD AND APPARATUS FOR IDENTIFYING CONTENT ADDRESSABLE MEMORY DEVICE RESULTS FOR MULTIPLE
10/266,953	7,403,407	10/8/2002	US	A MAGNITUDE COMPARATOR CIRCUIT FOR CONTENT ADDRESSABLE MEMORY WITH PROGRAMMABLE PRIORITY
10/271,660	7,185,141	10/16/2002	US	APPARATUS AND METHOD FOR ASSOCIATING INFORMATION VALUES WITH PORTIONS OF A CONTENT ADDRESSABLE
10/273,629	6,760,241	10/18/2002	US	Dynamic Random Access Memory (Dram) Based Content Addressable Memory (Cam) Cell
10/273,684	7,079,407	10/18/2002	US	Content Addressable Memory (Cam) Device Including Match Line Sensing
10/281,814	7,117,300	10/28/2002	US	METHOD AND APPARATUS FOR RESTRICTED SEARCH OPERATION IN CONTENT ADDRESSABLE MEMORY (CAM)
10/286,223	6,933,757	10/31/2002	US	TIMING METHOD AND APPARATUS FOR INTEGRATED CIRCUIT DEVICE
10/286,198	6,903,951	10/31/2002	US	CONTENT ADDRESSABLE MEMORY (CAM) DEVICE DECODER CIRCUIT
10/300,653	6,876,559	11/19/2002	US	Block-Writable Content Addressable Memory Device

10/300,652	6,700,809	11/19/2002	US	Entry Relocation In A Content Addressable Memory Device
10/300,361	6,879,523	11/20/2002	US	RANDOM ACCESS MEMORY(RAM) METHOD OF OPERATION AND DEVICE FOR SEARCH ENGINE SYSTEMS
01944411.6		12/2/2002	Europe	Method And Apparatus For Partitioning A Content Addressable Memory Device
10/318,251	6,678,786	12/11/2002	US	Timing Execution Of Compare Instructions In A Synchronous Content Addressable Memory
10/317,918	6,845,024	12/12/2002	US	RESULT COMPARE CIRCUIT AND METHOD FOR CONTENT ADDRESSABLE MEMORY (CAM) DEVICE
10/320,588	6,988,164	12/16/2002	US	COMPARE CIRCUIT AND METHOD FOR CONTENT ADDRESSABLE MEMORY (CAM) DEVICE
10/320,053	7,000,066	12/16/2002	US	PRIORITY ENCODER CIRCUIT FOR CONTENT ADDRESSABLE MEMORY (CAM) DEVICE
10/320,049	6,906,936	12/16/2002	US	DATA PRECLASSIFIER METHOD AND APPARATUS FOR CONTENT ADDRESSABLE MEMORY (CAM) DEVICE
10/321,160	6,864,122	12/17/2002	US	Multi-Chip Module Having Content Addressable Memory
10/323,963	6,750,552	12/18/2002	US	Integrated Circuit Package With Solder Bumps
10/329,146	7,117,301	12/23/2002	US	PACKET-BASED COMMUNICATION FOR CONTENT ADDRESSABLE MEMORY (CAM) DEVICES AND SYSTEMS
10/364,147	6,711,041	2/11/2003	US	Content Addressable Memory With Configurable Class-Based Storage Partition
10/370,833	7,005,885	2/21/2003	US	Methods and Apparatus for Injecting an External Clock into a Circuit
10/394,983	6,906,937	3/21/2003	US	Bit Line Control Circuit For A Content Addressable Memory
10/394,466	6,845,025	3/21/2003	US	Word Line Driver Circuit For A Content Addressable Memory
09/534,548	6,751,213	3/27/2003	US	A TOKEN OVER ETHERNET PROTOCOL
10/402,887	7,426,518	3/28/2003	US	System And Method For Efficiently Searching A Forwarding Database That Is Split Into A Bounded Number Of Sub-Databases Having A
10/448,820	6,856,527	5/30/2003	US	Multi-Compare Content Addressable Memory Cell
10/452,230	6,842,360	5/30/2003	US	High-Density Content Addressable Memory Cell
10/448,819	7,174,419	5/30/2003	US	Content Addressable Memory Device With Source-Selecting Data Translator
10/452,216	6,845,026	5/30/2003	US	Thyristor-Based Content Addressable Memory (Cam) Cells
10/449,422	6,865,098	5/30/2003	US	Row Redundancy In A Content Addressable Memory Device
10/453,719	6,728,124	6/3/2003	US	Content Addressable Memory With Error Detection Signaling
10/453,276	6,700,810	6/3/2003	US	Content Addressable Memory With Error Detection Signaling
10/613,629	7,342,886	7/2/2003	US	Method And Apparatus For Managing Individual Traffic Flows
10/613,347	7,349,332	7/2/2003	US	Apparatus For Queuing Different Traffic Types
10/613,628	7,346,000	7/2/2003	US	Method And Apparatus For Throttling Selected Traffic Flows
10/613,892	7,289,442	7/2/2003	US	Method And Apparatus For Terminating Selected Traffic Flows
10/613,776	7,257,084	7/2/2003	US	Rollover Bits For Packet Departure Time Calculator
10/613,891		7/2/2003	US	Method And Apparatus For Calculating Packet Departure Times

10/615,093	7,075,363	7/7/2003	US	Title:
10/622,862	6,901,000	7/18/2003	US	Content Addressable Memory With Multi-Ported Compare And Word Length Selection
US03/24334		8/1/2003	PCT	Content Addressable Memory With Cascaded Array
10/639,153	6,967,855	8/11/2003	US	Concurrent Searching Of Different Tables Within A Content Addressable Memory
10/639,187	7,257,763	8/11/2003	US	Content Addressable Memory With Error Signaling
10/644,454	6,865,121	8/19/2003	US	Programmable Delay Circuit Within A Content Addressable Memory
US03/26486		8/21/2003	PCT	Search Parameter Table In A Content Addressable Memory
10/679,067	6,813,174	10/2/2003	US	Content Addressable Memory Having Dynamic Match Resolution
10/679,073	6,898,099	10/2/2003	US	Content Addressable Memory Having Dynamic Match Resolution
10/681,525	7,019,999	10/8/2003	US	Content Addressable Memory With Latching Sense Amplifier
10/685,026	7,254,748	10/14/2003	US	Error Correcting Content Addressable Memory
10/700,722		11/3/2003	US	Multiple String Searching Using Content Addressable Memory
10/713,185	7,133,302	11/15/2003	US	Low Power Content Addressable Memory Device
10/716,140	6,831,850	11/18/2003	US	Content Addressable Memory With Configurable Class-Based Storage Partition
10/719,099	7,193,874	11/22/2003	US	Content Addressable Memory Device
10/734,666	6,914,795	12/12/2003	US	Content Addressable Memory With Selective Error Logging
10/734,464	6,944,039	12/12/2003	US	Content Addressable Memory With Mode-Selectable Match-Detect Timing
10/739,246	6,903,953	12/17/2003	US	Content Addressable Memory With Cascaded Array
10/743,962	6,961,810	12/22/2003	US	Synchronous Content Addressable Memory
10/746,899	6,958,925	12/24/2003	US	STAGGERED COMPARE ARCHITECTURE FOR CONTENT ADDRESSABLE MEMORY (CAM)
10/752,889	7,002,823	1/7/2004	US	Content Addressable Memory Device With Simultaneous Write And Compare Function
10/774,168	7,251,707	2/6/2004	US	Content Based Content Addressable Memory Block Enabling Using Search Key
10/773,591	7,219,188	2/6/2004	US	Segmented Content Addressable Memory Array And Priority Encoder
10/775,526	6,804,135	2/9/2004	US	Content Addressable Memory Having Column Redundancy
10/776,441	7,337,267	2/10/2004	US	Hierarchical, Programmable-Priority Content Addressable Memory System
10/778,635	7,009,425	2/13/2004	US	Methods and Apparatus for Improving Large Signal Performance for Active Shunt-peaked Circuits
10/789,299	7,272,027	2/26/2004	US	Priority Circuit For Content Addressable Memory
10/789,705	7,228,378	2/27/2004	US	Entry Location In A Content Addressable Memory
10/794,945	6,943,060	3/5/2004	US	Method For Fabricating Integrated Circuit Package With Solder Bumps
10/801,462	7,412,561	3/15/2004	US	Transposing Of Bits In Input Data To Form A Comparand Within A Content Addressable Memory

10/809,244		3/25/2004	US	Network Device, Carrier Medium And Methods For Incrementally Updating A Forwarding Database That Is Split Into A Bounded Number Of
10/810,176		3/26/2004	US	Cost-Based Technology And Manufacturing Exchange
200480008474.5		3/26/2004	China	System And Method For Efficiently Searching A Forwarding Database That Is Split Into A Bounded Number Of Sub-Databases Having A
04758519.5		3/26/2004	Europe	System And Method For Efficiently Searching A Forwarding Database That Is Split Into A Bounded Number Of Sub-Databases Having A
2006-509416		3/26/2004	Japan	System And Method For Efficiently Searching A Forwarding Database That Is Split Into A Bounded Number Of Sub-Databases Having A
10/841,607	7,437,354	5/7/2004	US	Architecture For Algorithmic Network Search Engines With Fixed Latency, High Capacity And High Throughput
10/855,580	7,325,091	5/26/2004	US	Disabling Defective Blocks In A Partitioned Cam Device
10/859,477	7,113,415	6/1/2004	US	Match Line Pre-Charging In A Content Addressable Memory Having Configurable Rose
10/866,353		6/11/2004	US	Circuit, Apparatus, And Method For Extracting Multiple Matching Entries From A Content Addressable Memory (Cam) Device
10/873,608	7,084,672	6/24/2004	US	SENSE AMPLIFIER CIRCUIT FOR CONTENT ADDRESSABLE MEMORY DEVICE
10/883,160	7,505,295	7/1/2004	US	Content Addressable Memory With Multi-Row Write Function
10/883,158	7,319,602	7/1/2004	US	Content Addressable Memory With Twisted Data Lines
10/883,161	7,215,004	7/1/2004	US	Integrated Circuit Device With Electronically Accessible Device Identifier
10/897,062		7/22/2004	US	RANGE CODE COMPRESSION METHOD AND APPARATUS FOR TERNARY CONTENT ADDRESSABLE MEMORY (CAM) DEVICES
10/930,539	7,126,834	8/30/2004	US	SENSE AMPLIFIER ARCHITECTURE FOR CONTENT ADDRESSABLE MEMORY DEVICE
10/931,960	7,173,837	8/31/2004	US	CONTENT ADDRESSABLE MEMORY (CAM) CELL BIT LINE ARCHITECTURE
10/938,028	6,944,040	9/10/2004	US	Programmable Delay Circuit Within A Content Addressable Memory
10/940,129	7,099,170	9/14/2004	US	REDUCED TURN-ON CURRENT CONTENT ADDRESSABLE MEMORY (CAM) DEVICE AND METHOD
10/948,050	7451,267	9/22/2004	US	METHOD AND APPARATUS FOR LEARN AND RELATED OPERATIONS IN NETWORK SEARCH ENGINE
10/950,323	7,461,200	9/23/2004	US	METHOD AND APPARATUS FOR OVERLAYING FLAT AND/OR TREE BASED DATAT SETS ONTO CONTENT ADDRESSABLE
10/957,060	7,050,318	10/1/2004	US	Selective Match Line Pre-Charging In A Cam Device Using Pre-Compare Operations
10/963,473	7,016,243	10/11/2004	US	Content Addressable Memory Having Column Redundancy
10/964,121	7,230,840	10/12/2004	US	Content Addressable Memory With Configurable Class-Based Storage Partition
10/977,516		10/29/2004	US	CONTENT ADDRESSABLE MEMORY (CAM) DEVICE AND METHOD FOR FLEXIBLE SUPPRESSION OF HIT INDICATION!
11/000,568		11/30/2004	US	CONTENT ADDRESSABLE MEMORY (CAM) DEVICE AND METHOD FOR UPDATING DATA
11/011,464		12/13/2004	US	FULL-TERNARY CONTENT ADDRESSABLE MEMORY (CAM) CONFIGURABLE FOR PSEUDO-TERNARY OPERATION
11/014,123	7,149,101	12/15/2004	US	METHOD AND APPARATUS FOR SMOOTHING CURRENT TRANSIENTS IN A CONTENT ADDRESSABLE MEMORY (CAM)
11/022,267	7,382,637	12/24/2004	US	Block-Writable Content Addressable Memory Device
11/043,391		1/25/2005	US	METHOD FOR ON-THE-FLY ERROR CORRECTION IN A CONTENT ADDRESSABLE MEMORY (CAM) AND DEVICE THEREFOR
11/043,750	7,213,101	1/25/2005	US	Classless Interdomain Routing Using Binary Content Addressable Memory

11/045,575	7392349	1/26/2005	US	Table Management Within A Policy-Based Routing System
11/044,478	7,532,697	1/27/2005	US	Methods and Apparatus for Clock and Data Recovery Using a Single Source
11/047,793		1/31/2005	US	METHOD AND DEVICE FOR VIRUTALIZATION OF MULTIPLE DATA SETS ON SAME ASSOCIATIVE MEMORY
11/061,259	7,230,841	2/18/2005	US	Content Addressable Memory Having Dynamic Match Resolution
60/658,468		3/4/2005	US	Circuits and Techniques for Driving Large Off-Chip Loads
11/085,399	7,277,983	3/21/2005	US	METHOD AND APPARATUS FOR SMOOTHING CURRENT TRANSIENTS IN A CONTENT ADDRESSABLE MEMORY (CAM)
11/088,150	7,042,748	3/22/2005	US	Content Addressable Memory With Cascaded Array
11/090,116	7,126,837	3/24/2005	US	INTERLOCKING MEMORY/LOGIC CELL LAYOUT AND METHOD OF MANUFACTURE
11/089,837		3/24/2005	US	DEVICE AND METHOD FOR ENSURING CURRENT CONSUMPTION IN SEARCH ENGINE SYSTEM
11/101,873	7,154,764	4/9/2005	US	Bit Line Control Circuit For A Content Addressable Memory
11/104,077	7,379,352	4/11/2005	US	RANDOM ACCESS MEMORY(RAM) METHOD OF OPERATION AND DEVICE FOR SEARCH ENGINE SYSTEMS
11/104,077	7,474,586	4/11/2005	US	RANDOM ACCESS MEMORY(RAM) METHOD OF OPERATION AND DEVICE FOR SEARCH ENGINE SYSTEMS
11/138,512	7,283,380	5/25/2005	US	Content Addressable Memory With Selective Error Logging
11/146,639	7,251,147	6/7/2005	US	TERNARY CONTENT COMPARATOR CELLS
11/154,066	7,246,198	6/15/2005	US	Content Addressable Memory With Programmable Word Width And Programmable Priority
11/194,067	7,461,295	7/29/2005	US	Timing Failure Analysis In A Semiconductor Device Having A Pipelined Architecture
11/207,323		8/18/2005	US	METHOD AND SYSTEM FOR FINDING MAXIMAL STRIPES IN CACHE MEMORY WITH CONTENT ADDRESSABLE MEMORY
11/218,366	7366830	9/1/2005	US	ROW EXPANSION REDUCTION BY INVERSION FOR RANGE REPRESENTATION IN TERNARY CONTENT ADDRESSABLE
11/219,109		9/1/2005	US	PARTIAL ROW EXPANSION BY ORING FOR RANGE REPRESENTATION IN CONTENT ADDRESSABLE MEMORY
11/240,160	7,277,307	9/30/2005	US	Column Defect Detection In A Content Addressable Memory
11/256,066	7,193,877	10/21/2005	US	Content Addressable Memory With Reduced Test Time
11/257,255	7,317,628	10/24/2005	US	Memory Device And Sense Amplifier Circuit With Faster Sensing Speed And Improved Insensitivities To Fabrication Process Variations
11/281,227	7,221,575	11/17/2005	US	PSEUDO TERNARY CONTENT ADDRESSABLE MEMORY DEVICE HAVING ROW REDUNDANCY AND METHOD THEREFOR
11/296,786	7,432,750	12/7/2005	US	Methods and Apparatus for Frequency Synthesis with Feedback Interpolation
11/298,206		12/8/2005	US	Re-Entrant Processing In A Content Addressable Memory
1855/che/2005		12/19/2005	India	Context-Based Parallel Parity Scan Implementation For Network Search Engines
11/321,412	7,323,916	12/29/2005	US	Methods and Apparatus for Generating Multiple Clocks Using Feedback Interpolation
11/344,788		1/31/2006	US	Simultaneous Multi-Threading In A Content Addressable Memory
11/366,040	7,324,362	3/1/2006	US	CONTENT ADDRESSABLE MEMORY CELL CONFIGURABLE BETWEEN MULTIPLE MODES AND METHOD THEREFOR
11/367,253		3/2/2006	US	Methods and Circuits for Driving Large Off-Chip Loads

11/376,764	7,298,635	3/15/2006	US	CONTENT ADDRESSABLE MEMORY (CAM) WITH SINGLE ENDED WRITE MULTIPLEXING
11/384,736	7,450,409	3/20/2006	US	CONTENT ADDRESSABLE MEMORY (CAM) CELL HAVING COLUMN-WISE CONDITIONAL DATA PRE-WRITE
12/288,764		3/20/2006	US	CONTENT ADDRESSABLE MEMORY (CAM) CELL HAVING COLUMN-WISE CONDITIONAL DATA PRE-WRITE
11/388,785		3/24/2006	US	Memory Optimized Pattern Searching
11/397,308		4/3/2006	US	Signature Searching System
11/429,705	7,436,688	5/8/2006	US	PRIORITY ENCODER CIRCUIT AND METHOD
11/438,185		5/22/2006	US	TERNARY CONTENT ADDRESSABLE MEMORY (TCAM) CELLS WITH LOW SIGNAL LINE NUMBERs
60/810,226		6/1/2006	US	Low Power Serial Link
11/453,164	7,474,545	6/13/2006	US	SOFT PRIORITY CIRCUIT AND METHOD FOR CONTENT ADDRESSABLE MEMORY (CAM) DEVICES
11/426,011	7,389,377	6/22/2006	US	Access Control List Processor
US06/024578		6/23/2006	PCT	Access Control List Processor
11/478,234		6/29/2006	US	BLOCK MAPPING CIRCUIT AND METHOD FOR MEMORY DEVICE
11/428,381		6/30/2006	US	Range Representation In A Content Addressable Memory (Cam) Using An Improved Encoding Scheme
11/460,615		7/27/2006	US	Controlling A Searchable Range Within A Network Search Engine
11/499,021	7,447,052	8/4/2006	US	METHOD AND DEVICE FOR LIMITING CURRENT RATE CHANGES IN BLOCK SELECTABLE SEARCH ENGINE
	7,362,602	8/18/2006	US	SENSE AMPLIFIER CIRCUIT AND METHOD
11/524,351	7,539,032	9/19/2006	US	Regular Expression Searching Of Packet Contents Using Dedicated Search Circuits
11/524,026	7,539,031	9/19/2006	US	Inexact Pattern Searching Using Bitmap Contained In A Bitcheck Command
11/523,958	7,529,746	9/19/2006	US	Search Circuit Having Individually Selectable Search Engines
11/533,204		9/19/2006	US	Improved Multiple String Searching Using Content Addressable Memory Search Engine Having Multiple Co-Processors For Performing Inexact Pattern Search Operations
11/524,024		9/19/2006	US	Method And Apparatus For Managing Multiple Data Flows In A Content Search System
11/523,881		9/19/2006	US	Method And Apparatus For Managing Multiple Data Flows In A Content Search System
11/525,274	7,417,882	9/21/2006	US	CONTENT ADDRESSABLE MEMORY DEVICE
11/585,460	7,277,309	10/23/2006	US	INTERLOCKING MEMORY/LOGIC CELL LAYOUT AND METHOD OF MANUFACTURE
11/557,098	7,417,881	11/6/2006	US	Low Power Content Addressable Memory
06113472.4		12/7/2006	Hong Kong	System And Method For Efficiently Searching A Forwarding Database That Is Split Into A Bounded Number Of Sub-Databases Having A
11/638,649		12/13/2006	US	METHOD FOR SCALABLE MULTIPLE MATCH EXTRACTION USING TERNARY CAMs AND RAMs
11/614,075		12/20/2006	US	Network Search Engine (Nse) And Method For Performing Interval Location Using Prefix Matching
11/647,696	7,307,861	12/28/2006	US	CONTENT ADDRESSABLE MEMORY (CAM) CELL BIT LINE ARCHITECTURE
11/670,924	7,391,200	2/2/2007	US	P-Channel Power Chip

11/675,928		2/16/2007	US	Content Addressable Memory With Error Detection
11/713,258		3/2/2007	US	FAULT DETECTION IN CAMS USING BIST BY PROGRAMMING ADDRESS SPACE
11/689,421		3/21/2007	US	Method And Apparatus For Optimizing String Search Operations
11/689,429		3/21/2007	US	Optimizing Search Trees By Increasing Failure Size Parameter
11/689,437		3/21/2007	US	Optimizing Search Trees By Increasing Success Size Parameter
11/689,446		3/21/2007	US	Iterative Compare Operations Using Next Success Size Bitmap
11/742,997		5/1/2007	US	Content Addressable Memory Having Dynamic Match Resolution
11/745,415		5/7/2007	US	Integrated Circuit Device With Electronically Accessible Device Identifier
11/746,016		5/8/2007	US	Transistor With Spatially Integrated Schottky Diode
11/756,139		5/31/2007	US	Low Power Serial Link
11/764,157		6/15/2007	US	Configurable Non-Volatile Logic Structure For Characterizing An Integrated Circuit Device
11/768,129		6/25/2007	US	Method And Apparatus For Terminating Selected Traffic Flows
60216938.0-08		6/28/2007	Germany	Concurrent Searching Of Different Tables Within A Content Addressable Memory
11/780,391	7,440,304	7/19/2007	US	Multiple String Searching Using Ternary Content Addressable Memory
11/781,712		7/23/2007	US	Programmable Delay Clock Buffer
11/830,360		7/30/2007	US	Method And Apparatus For Constructing A Failure Tree From A Search Tree
11/830,397		7/30/2007	US	Assigning Encoded State Values To A Search Tree According To Failure Chains
11/844,836		8/24/2007	US	Method and Apparatus for Shaping Electronic Pulses
11/861,690	7,436,229	9/26/2007	US	Title: Methods and Apparatus for Minimizing Jitter in a Clock Synthesis Circuit that Uses Feedback Interpolation
11/869,595		10/9/2007	US	A Digital Linear Voltage Regulator
11/974,714		10/15/2007	US	LEVEL SHIFTING CIRCUIT AND METHOD
11/876,118		10/22/2007	US	Content Addressable Memory With Twisted Data Lines
11/930,978		10/31/2007	US	Methods and Apparatus for Clock and Data Recovery Using Transmission Lines
11/935,270		11/5/2007	US	Packet Classification Device
11/935,286		11/5/2007	US	Method For Combining And Storing Access Control Lists
11/938,164	7,443,215	11/9/2007	US	Methods And Apparatus To Increase The Resolution Of A Clock Synthesis Circuit That Uses Feedback Interpolation
11/983,382		11/15/2007	US	METHOD FOR ON-THE-FLY ERROR CORRECTION IN A CONTENT ADDRESSABLE MEMORY (CAM) AND DEVICE THEREFOR
12/006,972	7,433,217	1/7/2008	US	CONTENT ADDRESSABLE MEMORY CELL CONFIGURABLE BETWEEN MULTIPLE MODES AND METHOD THEREFOR
12/012,663		2/4/2008	US	CONTENT ADDRESSABLE MEMORY (CAM) HAVING DIFFUSED MATCH LINE STRUCTURE
12/012,660		2/4/2008	US	CONTENT ADDRESSABLE MEMORY HAVING BLOCK SELECTABLE LOW POWER MODE

12/012,618		2/4/2008	US	DEVICE AND METHOD FOR SAME COMMAND PARTIAL SEARCH KEY UPDATE AND SEARCH START IN CONTENT ADDRESSABLE CONFIGURABLE I/O
12/012,672		2/4/2008	US	
12/069,093		2/6/2008	US	CONTENT ADDRESSABLE MEMORY HAVING ASYNCHRONOUS MATCH LINE PRECHARGE DISABLE
12/028,774		2/8/2008	US	Multi-Phase Power System With Redundancy
12/072,361		2/25/2008	US	ROW EXPANSION REDUCTION BY INVERSION FOR RANGE REPRESENTATION IN TERNARY CONTENT ADDRESSABLE
12/049,904		3/17/2008	US	Increased Throughput for Management Data Input/Output
12/130,732		5/30/2008	US	Methods and Apparatus for Frequency Synthesis with Feedback Interpolation
12/131,992		6/3/2008	US	Content Addressable Memory Having Programmable Interconnect Structure
12/132,053		6/3/2008	US	Content Addressable Memory Having Selectively Interconnected Shift Register Circuits
12/214,952		6/23/2008	US	METHOD AND APPARATUS FOR OVERLAYING FLAT AND/OR TREE BASED DATAT SETS ONTO CONTENT ADDRESSABLE
12/215,747		6/27/2008	US	METHODS AND CIRCUITS FOR PLACING UNUSED CONTENT ADDRESSABLE MEMORY (CAM) CELLS INTO LOW CURRENT
12/215,875		6/27/2008	US	BIT LINE CURRENT REDUCTION ARCHITECTURE
12/215,748		6/27/2008	US	MATCH LINE CURRENT REDUCTION ARCHITECTURE
12/165,541		6/30/2008	US	Packet Switching Method And System
12/168,600		7/7/2008	US	Transposing Of Bits In Input Data To Form A Comparand Within A Content Addressable Memory
61/079,080		7/8/2008	US	Comparator Circuit
12/171,099		7/10/2008	US	System And Method For Efficiently Searching A Forwarding Database That Is Split Into A Bounded Number Of Sub-Databases Having A
12/175,272		7/17/2008	US	Low Power Content Addressable Memory
61/082,051		7/18/2008	US	Determining Regular Expression Match Lengths
61/087,581		8/8/2008	US	Counter Circuit For Regular Expression Search Engines
12/195,299		8/20/2008	US	Dynamic Random Access Memory Based Content Addressable Memory Cell With Concurrent Read And Compare
12/211,565		9/16/2008	US	Multiple String Searching Using Ternary Content Addressable Memory
12/275,160		11/20/2008	US	Dynamically Partitioned Cam Array
12/313,868		11/24/2008	US	STRING SEARCH IN CAM DEVICE UTILIZING PARALLEL SHIFTED SEARCH KEYS
12/335,506		12/15/2008	US	Character Encoding Schemes For Search Engines
12/341,284		12/22/2008	US	Regular Expression Search Engine
12/341,754		12/22/2008	US	Content Addressable Memory Having Selectively Interconnected Counter Circuits
12/341,949		12/22/2008	US	Content Addressable Memory Having Programmable Combinational Logic Circuits
12/352,528		1/12/2009	US	Row Redundancy For Content Addressable Memory Having Programmable Interconnect Structure
12/367,233		2/6/2009	US	Packet Processing System Having Selectively Loadable Search Engine

61/168,120		4/9/2009	US	Spin Torque Transfer Content Addressable Memory Device
12/386,128		4/13/2009	US	SUBSTRATE BIASING CIRCUIT AND METHOD
12/185,750		8/4/2008	US	Methods And Apparatus To Increase The Resolution Of A Clock Synthesis Circuit That Uses Feedback Interpolation

NetLogic Microsystems, Inc. - patent summary of patents acquired from Integrated Device Technology, Inc.***NetLogic Microsystems, Inc. - Confidential***

Issued Patents

Patent Title	Country	Patent No.	Issue Date	App. No.	Issue Date
Six Transistor Content Addressable Memory Cell	US	US6101116	8/8/2000	09/345,224	6/30/1999
Content Addressable Memory (CAM) Arrays And Cells Having Low Power Requirements	US	USRE39227	8/8/2006	10/403,581	3/31/2003
Low-Power Content Addressable Memory Cell	US	US6128207	10/3/2000	09/185,057	11/2/1998
Increasing Priority Encoder Speed Using The Most Significant Bit Of A Priority Address	US	US6505271	1/7/2003	09/439,968	11/12/1999
Pipelining A Content Addressable Memory Cell Array For Low-Power Operation	US	US6470418	10/22/2002	09/232,413	1/15/1999
Content Addressable Memory With Longest Match Detect	US	US6370613	4/9/2002	09/361,680	7/27/1999
Priority Encoder For A Content Addressable Memory System	US	US5964857	10/12/1999	08/865,819	5/30/1997
Network Translation Circuit and Method Using A Segmentable Content Addressable Memory	US	US6732227	5/4/2004	09/655,019	9/5/2000
Content Addressable Memory Multiple Match Detection Circuit	US	US5852569	12/22/1998	08/858,997	5/20/1997
Content Addressable Memory And Random Access Memory Partition Circuit	US	US5706224	1/6/1998	08/729,626	10/10/1996
CAM Array With Minimum Cell Size	US	US6256216	7/3/2001	09/574744	5/18/2000
Ternary CAM Array	US	US6262907	7/17/2001	09/574,747	5/18/2000
Quad CAM Cell With Minimum Cell Size	US	US6373739	4/16/2002	09/731,160	12/6/2000
CAM Array With Minimum Cell Size	US	US6266263	7/24/2001	09/678,502	10/2/2000
Low Power Priority Encoder	US	US6307767	10/23/2001	09/829,679	4/9/2001
Sense Amplifier For Content Addressable Memory	US	US6442054	8/27/2002	09/866,056	5/24/2001
Ternary CAM Cell With Dram Mask Circuit	US	US6400593	6/4/2002	09/780,714	2/8/2001
Dram-Based CAM Cell Using 3T Or 4T Dram Cells	US	US6421265	7/16/2002	09/816,742	3/22/2001
Content Addressable Memory Array Having Flexible Priority Support	US	US6996662	2/7/2006	09/884,797	6/18/2001
Content Addressable Memory (CAM) Devices That Can Identify Highest Priority Matches In Non-Sectored Cam Arrays And Methods Of Operating Same	US	US6665202	12/16/2003	09/962,737	9/25/2001
Compact Ternary Content Addressable Memory Cell	US	US6496399	12/17/2002	09/941,372	8/28/2001
Content Addressable Memory (CAM) Devices Having Dedicated Mask Cell Sub-Arrays Therein And Methods Of Operating Same	US	US6839256	1/4/2005	10/386,400	3/11/2003

NetLogic Microsystems, Inc. - patent summary of patents acquired from Integrated Device Technology, Inc.***NetLogic Microsystems, Inc. - Confidential***

Title	Country	Patent No.	Issue Date	Application No.	Issue Date
Content Addressable Memory (CAM) Devices That Support Power Saving Longest Prefix Match Operations And Methods Of Operating Same	US	US7050317	5/23/2006	10/927,453	8/26/2004
Content Addressable Memory (CAM) Devices Having Priority Class Detectors Therein That Perform Local Encoding Of Match Line Signals	US	US7095641	8/22/2006	11/393,336	3/30/2006
Content Addressable Memory (CAM) Devices Having Bidirectional Interface Circuit Therein That Support Passing Word Line And Match Signals On Global Word Lines	US	US7301850	11/27/2007	11/393,493	3/30/2006
Content Addressable Memory (CAM) Devices That Utilize Priority Class Detectors To Identify Highest Priority Matches In Multiple CAM Arrays And Methods Of Operating Same	US	US7092311	8/15/2006	10/386,399	3/11/2003
Content Addressable Memory (CAM) Devices Having CAM Array Blocks Therein That Conserve Bit Line Power During Staged Compare Operations	US	US6804134	10/12/2004	10/410,569	4/9/2003
Content Addressable And Random Access Memory Devices Having High Speed Sense Amplifiers Therein With Low Power Consumption Requirements	US	US6879532	4/12/2005	10/934,209	9/3/2004
Multi-Bank Content Addressable Memory (CAM) Devices Having Segment-Based Priority Resolution Circuits Therein And Methods Of Operating Same	US	US6937491	8/30/2005	10/263,223	10/2/2002
Multi-Bank Content Addressable Memory (CAM) Devices Having Staged Segment-To-Segment Soft And Hard Priority Resolution Circuits Therein And Methods Of Operating Same	US	US7069378	6/27/2006	10/263,258	10/2/2002
Content Addressable Memories Having Entries Stored Therein With Independently Searchable Weight Fields And Methods Of Operating Same	US	US6745280	6/1/2004	10/109,328	3/28/2002
Content Addressable Memory With Programmable Priority Weighting And Low Cost Match Detection	US	US6577520	6/10/2003	10/274,659	10/21/2002
Priority Encoder For A Content Addressable Memory System	Taiwan	440872	6/16/2001	087108450	5/29/1998
Content Addressable Memory (CAM) Devices That Utilize Dual-Capture Match Line Signal Repeaters To Achieve Desired Speed/Power Tradeoff And Methods Of Operating Same	US	US6965519	11/15/2005	10/464,598	6/18/2003
Dram-Based CAM Cell With Shared Bitlines	US	US7016211	3/21/2006	10/921760	8/18/2004

NetLogic Microsystems, Inc. - patent summary of patents acquired from Integrated Device Technology, Inc.***NetLogic Microsystems, Inc. - Confidential***

Title	Country	Patent No.	Invent Date	Application No.	Patent Date
Low Power Content Addressable Memory Array (CAM) and Method of Operating Same	US	US7486531	2/3/2009	11/203,058	8/12/2005
Content Addressable Memory (CAM) Devices Having Reliable Column Redundancy Characteristics And Methods Of Operating Same	US	US6657878	12/2/2003	10/084,842	2/27/2002
CAM Circuit With Radiation Resistance	US	US6560156	5/6/2003	10/099,913	3/14/2002
CAM Circuit With Radiation Resistance	US	US6924995	8/2/2005	10/845,654	5/13/2004
CAM Circuit With Radiation Resistance	US	US6754093	6/22/2004	10/165,506	6/6/2002
CAM Circuit With Separate Memory And Logic Operating Voltages	US	US6661687	12/9/2003	10/350,991	1/23/2003
CAM Circuit With Separate Memory And Logic Operating Voltages	US	US6512685	1/28/2003	10/164,981	6/6/2002
Hardware Hashing Of An Input Of A Content Addressable Memory (CAM) To Emulate A Wider CAM	US	US7136960	11/14/2006	10/173516	6/14/2002
Use Of Hashed Content Addressable Memory (CAM) To Accelerate Content-Aware Searches	US	US7171439	1/30/2007	10/173,206	6/14/2002
Fast Collision Detection For A Hashed Content Addressable Memory (CAM) Using A Random Access Memory	US	US7290084	10/30/2007	10/980,858	11/2/2004
CAM Circuit With Error Correction	US	US6700827	3/2/2004	10/226,512	8/23/2002
Content Addressable Memory (CAM) Devices Having Error Detection And Correction Control Circuits Therein And Methods Of Operating Same	US	US6879504	4/12/2005	10/619,638	7/15/2003
Content Addressable Memory (CAM) Devices That Support Distributed CAM Control And Methods Of Operating Same	US	US7058757	6/6/2006	10/620161	7/15/2003
Content Addressable Memory (CAM) Devices That Utilize Multi-Port CAM Cells And Control Logic To Support Multiple Overlapping Search Cycles That Are Asynchronously Timed Relative To Each Other	US	US6781857	8/24/2004	10/306,799	11/27/2002
Multiple Match Detection Logic And Gates For Content Addressable Memory (CAM) Devices	US	US6859378	2/22/2005	10/869,387	6/16/2004
Content Addressable Memory (CAM) Devices Having Scalable Multiple Match Detection Circuits Therein	US	US6924994	8/2/2005	10/385,155	3/10/2003
Content Addressable Memory (CAM) Devices Having CAM Array Blocks Therein That Perform Pipelined And Interleaved Search, Write And Read Operations And Methods Of Operating Same	US	US6829153	12/7/2004	10/622,396	7/18/2003
Content Addressable Memory (CAM) Devices Having Adjustable Match Line Precharge Circuits Therein	US	US6775168	8/10/2004	10/622,408	7/18/2003

NetLogic Microsystems, Inc. - patent summary of patents acquired from Integrated Device Technology, Inc.***NetLogic Microsystems, Inc. - Confidential***

Title	Country	Patent No.	Issue Date	Application No.	Issue Date
Content Addressable Memory (CAM) Devices Having Speed Adjustable Match Line Signal Repeaters Therein	US	US6760242	7/6/2004	10/323,236	12/18/2002
Content Addressable Memory (CAM) Devices That Utilize Segmented Match Lines And Word Lines To Support Pipelined Search And Write Operations And Methods Of Operating Same	US	US6967856	11/22/2005	10/701,048	11/4/2003
Content Addressable Memory Devices With Virtual Partitioning And Methods Of Operating Same	US	US6867991	3/15/2005	10/613,245	7/3/2003
Content Addressable Memory (CAM) Arrays Having Memory Cells Therein With Different Susceptibilities To Soft Errors	US	US7193876	3/20/2007	11/181534	7/14/2005
Content Addressable Memory (CAM) Devices Having Multi-Block Error Detection Logic And Entry Selective Error Correction Logic Therein	US	US6987684	1/17/2006	10/738,264	12/17/2003
Content Addressable Memory (CAM) Devices With Dual-Function Check Bit Cells That Support Column Redundancy And Check Bit Cells With Reduced Susceptibility To Soft Errors	US	US6870749	3/22/2005	10/619,635	7/15/2003
Ternary Content Addressable Memory (Tcam) Cells With Small Footprint Size And Efficient Layout Aspect Ratio	Taiwan	I266319 (200514083)	11/11/2006	093118317	6/24/2004
Ternary Content Addressable Memory (Tcam) Cells With Small Footprint Size And Efficient Layout Aspect Ratio	US	US6900999	5/31/2005	10/609,756	6/30/2003
Content Addressable Memory (CAM) Devices With Block Select And Pipelined Virtual Sector Look-Up Control And Methods Of Operating Same	US	US6972978	12/6/2005	10/663,860	9/16/2003
CAM-Based Search Engines That Support Pipelined Multi-Database Search Operations Using Encoded Multi-Database Identifiers	US	US7260675	8/21/2007	11/532,746	9/18/2006
CAM-Based Search Engines That Support Pipelined Multi-Database Search Operations Using Replacement Search Key Segments	US	US7120731	10/10/2006	10/688,353	10/17/2003
Content Addressable Memories (CAM) Having Low Power Dynamic Match Line Sensing Circuits Therein	US	US7471537	12/30/2008	11/751,900	5/22/2007
High Speed Nand-Type Content Addressable Memory (CAM)	US	US7110275	9/19/2006	11/137,163	5/25/2005
CAM Based Search Engines And Packet Co-Processors Having Results Status Signaling For Completed Contexts	US	US7082493	7/25/2006	10/698,246	10/31/2003

NetLogic Microsystems, Inc. - patent summary of patents acquired from Integrated Device Technology, Inc.***NetLogic Microsystems, Inc. - Confidential***

Title	Country	Patent No.	Invent Date	Application No.	Grant Date
CAM-Based Search Engine Devices Having Advanced Search And Learn Instruction Handling	US	US7194573	3/20/2007	10/721,036	11/21/2003
CAM-Based Search Engines Having Per Entry Age Reporting Capability	US	US7120733	10/10/2006	10/714,680	11/14/2003
Binary And Ternary Non-Volatile CAM	US	US7499303	3/3/2009	10/950,186	9/24/2004
CAM-Based Search Engine Devices Having Index Translation Capability	US	US7185172	2/27/2007	10/743,597	12/22/2003
Method And Apparatus For CAM With Reduced Cross-Coupling Interference	US	US7522438	4/21/2009	11/931,573	10/31/2007
Method And Apparatus For CAM With Reduced Cross-Coupling Interference	US	US7248492	7/24/2007	11/393,985	3/30/2006
Method And Apparatus For CAM With Reduced Cross-Coupling Interference	US	US7187571	3/6/2007	10/821,601	4/9/2004
Content Addressable Memory (CAM) Devices That Support Background Bist And Bist Operations And Methods Of Operating Same	US	US7304875	12/4/2007	11/184,414	7/19/2005
Content Addressable Memory (CAM) Devices Having Nand-Type Compare Circuits	US	US7355890	4/8/2008	11/553,202	10/26/2006
Complementary Data Line Driver Circuits With Conditional Charge Recycling Capability That May Be Used In Random Access And Content Addressable Memory Devices And Method Of Operating Same	US	US6549042	4/15/2003	10/004,456	10/19/2001
Switching circuit implementing variable string matching	US	US7353332	4/1/2008	11/248,901	10/11/2005
Method and Apparatus for Source Synchronous Testing	US	US7548105	6/16/2009	11/395,079	3/31/2006

NetLogic Microsystems, Inc. - patent summary of patents acquired from Integrated Device Technology, Inc.***NetLogic Microsystems, Inc. - Confidential***

Patent Applications

Pat. No.	Country	Application #	Filing Date	Status
Content addressable memory (CAM) devices that perform pipelined multi-cycle look-up operations using cam sub-arrays and longest match detection	US	10/285,031	10/31/2002	Filed
Content Addressable Memory (CAM) Devices Having Soft Priority Resolution Circuits Therein And Methods Of Operating Same	US	10/613,542	7/3/2003	Filed
CAM Arrays Having CAM Cells Therein With Match Line And Low Match Line Connections And Methods Of Operating Same (Reissue)	US	10/106,420	3/26/2002	Filed
Ternary Content Addressable Memory (Tcam) Cells With Small Footprint Size And Efficient Layout Aspect Ratio	China	200480018652.2	6/17/2004	Filed
Ternary Content Addressable Memory (Tcam) Cells With Small Footprint Size And Efficient Layout Aspect Ratio	Japan	2006-518651	6/17/2004	Filed
Method And Apparatus For CAM With Selective Parallel Match Lines	US	10/821,556	4/9/2004	Filed
Content Addressable Memory Having Redundant Row Isolated Noise Circuit and Method of Use	US	11/764,668	6/18/2007	Filed
Method And Apparatus For CAM With Reduced Cross-Coupling Interference	US	11/765,326	6/19/2007	Filed
Method And Apparatus For CAM With Reduced Cross-Coupling Interference	US	11/931,662	10/31/2007	Filed
Method And Apparatus For CAM With Reduced Cross-Coupling Interference	US	11/931,764	10/31/2007	Filed
Method And Apparatus For CAM With Reduced Cross-Coupling Interference	US	11/931,868	10/31/2007	Filed
Method And Apparatus For CAM With Reduced Cross-Coupling Interference	US	11/931,920	10/31/2007	Filed
Integrated Search Engine Devices That Utilize Hierarchical Memories Containing B-Trees And Span Prefix Masks To Support Longest Prefix Match Search Operations	US	11/184,243	7/19/2005	Filed
Integrated Search Engine Devices Having Pipelined Search And B-Tree Maintenance Sub-Engines Therein	US	11/674,474	2/13/2007	Filed
Integrated Search Engine Devices Having Pipelined Search And Tree Maintenance Sub-Engines Therein That Support Variable Tree Height	US	11/674,487	2/13/2007	Filed
Search Engine Devices That Support High Speed Parallel Decoding Of Digital Search Tries	US	11/395,097	3/31/2006	Filed
Handle Allocation Managers and Methods for Integrated Circuit Search Engine Devices	US	11/962,716	12/21/2007	Filed
Integrated Search Engine Devices Having A Plurality Of Multi-Way Trees Of Search Keys Therein That Share A Common Root Node	US	11/858,441	9/20/2007	Filed

NetLogic Microsystems, Inc. - patent summary of patents acquired from Integrated Device Technology, Inc.***NetLogic Microsystems, Inc. - Confidential***

Pat. #	Country	App. No.	Filing Date	Status
Integrated Search Engine Devices That Support LPM Search Operations Using Span Prefix Masks That Encode Key Prefix Length	US	11/768,646	6/26/2007	Filed
Integrated Search Engine Devices That Support Multi-Way Search Trees Having Multi-Column Nodes	US	11/864,290	9/28/2007	Filed
Integrated Search Engine Devices That Support Efficient Default Route Match Detection And Handle Management in Multi-Way Trees	US	11/934,240	11/2/2007	Filed
Integrated Search Engine Devices Having Pipelined Search And Tree Maintenance Sub-Engines Therein That Maintain Search Coherence During Multi-Cycle Update Operations	US	11/685,982	3/14/2007	Filed
Integrated Search Engine Devices and Methods of Updating Same Using Node Splitting and Merging Operations	US	11/532,225	9/15/2006	Filed
Dual-Port Content Addressable Memory Circuit and Method of Use	US	12/340,467	12/19/2008	Filed
System And Method To Improve Reliability In Memory Word Line	US	12/052,334	3/20/2008	Filed
Integrated Circuit Search Engine Devices Having Priority Sequencer Circuits Therein That Sequentially Encode Multiple Match Signals	US	11/554,958	10/31/2006	Filed
Handle Memory Access Managers and Methods for Integrated Circuit Search Engine Devices	US	12/102,282	4/14/2008	Filed
Integrated Search Engine Devices Having Pipelined Node Maintenance Sub-Engines Therein That Support Database Flush Operations	US	11/963,142	12/21/2007	Filed
Combined Processor Access And Built In Self Test In Hierarchical Memory Systems	US	11/959,705	12/19/2007	Filed
Integrated Search Engine Devices That Support Database Key Dumping And Methods of Operating Same	US	11/963,041	12/21/2007	Filed
Integrated Search Engine Devices That Utilize SPM-Linked Bit Maps to Reduce Handle Memory Duplication And Methods of Operating Same	US	12/336,565	12/17/2008	Filed
Longest Matching Prefix Search Engine with Hierarchical Decoders	US	12/110,103	4/25/2008	Filed
Content Addressable Memory (CAM) Array Capable of Implementing Read or Write Operations During Search Operations	US	12/405,154	3/16/2009	Filed
Content Addressable Memory Having Bidirectional Lines That Support Passing Read/Write Data And Search Data	US	12/405,000	3/16/2009	Filed
Separate CAM Core Power Supply For Power Saving	US	12/197,549	8/25/2008	Filed
Ternary Content Addressable Memory Having Reduced Leakage Effects	US	12/431,332	4/28/2009	Filed
Switching Circuit Implementing Variable String Matching	US	12/028,668	2/28/2008	Filed
Method and apparatus for memory array with asymmetrical memory cells	US	10/852,874	5/25/2004	Filed

NetLogic Microsystems, Inc. - patent summary of patents acquired from Integrated Device Technology, Inc.

NetLogic Microsystems, Inc. - Confidential

Pat.	Pub.	Application #	Filing Date	Status
Content addressable memory (cam) arrays and cells having low power requirements	US	10/246,586	9/18/2002	Abandoned
Content Addressable Memory Multiple Match Detection Circuit	US	09/046,417	3/19/1998	Abandoned
CONTENT ADRESSABLE MEMORY MULTIPLE MATCH DETECTION CIRCUIT	PCT	PCT/US98/10597	05/20/1998	Expired
PRIORITY ENCODER FOR A CONTENT ADDRESSABLE MEMORY SYSTEM	PCT	PCT/US98/11519	5/29/1998	Expired
METHOD AND APPARATUS FOR SOURCE SYNCHRONOUS TESTING	PCT	PCT/US06/22630	6/09/2006	Expired
TERNARY CONTENT ADDRESSABLE MEMORY (TCAM) CELLS WITH SMALL FOOTPRINT SIZE AND EFFICIENT LAYOUT ASPECT RATIO	PCT	PCT/US04/19148	6/17/2004	Expired

NetLogic Microsystems, Inc. - patent summary of patents acquired from Integrated Device Technology, Inc.

NetLogic Microsystems, Inc. - Confidential

Provisional Applications

Pat. No.	Country	Application No.	Filing Date	Status
Content addressable memory (CAM) devices that perform power saving lookup operations and methods of operating same	US	60/371,491	4/10/02	Expired
Content addressable memory (CAM) devices having dedicated mask cell sub-arrays therein and methods of operating same	US	60/364,694	3/15/02	Expired
Content addressable memory (CAM) devices that utilize priority class detectors to identify highest priority matches in multiple CAM arrays and methods of operating same	US	60/364,696	3/15/02	Expired
Content addressable memory (CAM) devices having soft priority resolution circuits therein and methods of operating same	US	60/397,639	7/22/02	Expired
Low power content addressable memory array (CAM) and method of operating same	US	60/626,809	11/9/04	Expired
Content addressable memory (CAM) devices having reliable column redundancy characteristics and lateral CAM cells with symmetric compare logic and methods of operating same	US	60/395,924	7/15/02	Expired
Content Addressable Memories (CAM) Having Low Power Dynamic Match Line Sensing Circuits Therein	US	60/805,649	6/23/06	Expired
Network search engine device	US	60/516,178	10/31/03	Expired
Method and Apparatus for Source Synchronous Testing	US	60/690,749	6/15/05	Expired
Method and Apparatus for Source Synchronous Testing	US	60/689,317	6/10/05	Expired
	US	60/496,346	8/18/03	Expired

NetLogic Microsystems, Inc. - patent summary of patents acquired from Integrated Device Technology, Inc.

NetLogic Microsystems, Inc. - Confidential

Invention Disclosures

Title	Date	Application #	Filing Date	Status
Next Generation TCAM Architecture				Pending Review
Mechanism Of Detection And Reduction Of Current Surge In Segmented Content Addressable Memory				Pending Review

EXHIBIT C

Trademarks

Description

Registration/
Application
Number

Registration/
Application
Date

See Attached

1. Registered Marks

Registration No.	Registration Date	Jurisdiction	Mark
3373724	1/22/2008	US	Cynase
2948974	5/10/2005	US	Mini-Key
2810999	2/3/2004	US	Zero Table Management
2714043	3/6/2004	US	ZTM
3191236	5/13/2003	European Community	Aeluros
4770164	5/14/2004	Japan	Aeluros
2903869	11/16/2004	US	Aeluros

2. Common Law Marks

- NetLogic Microsystems
- NetLogic Microsystems Logo
- NETL7
- NETLite
- Sahasra
- Putting Intelligence in the Network
- Puma
- Aeluros Logo
- Ayama

EXHIBIT D

Mask Works

Description

Registration/
Application
Number

Registration/
Application
Date

None