TRADEMARK ASSIGNMENT

Electronic Version v1.1
Stylesheet Version v1.1

SUBMISSION TYPE:	NEW ASSIGNMENT
NATURE OF CONVEYANCE:	Security Agreement

CONVEYING PARTY DATA

Name	Formerly	Execution Date	Entity Type
VISHAY INTERTECHNOLOGY, INC.		12/01/2010	CORPORATION: DELAWARE
VISHAY DALE ELECTRONICS, INC.		12/01/2010	CORPORATION: DELAWARE
SILICONIX INCORPORATED		12/01/2010	CORPORATION: DELAWARE
VISHAY SPRAGUE, INC.		12/01/2010	CORPORATION: DELAWARE

RECEIVING PARTY DATA

Name:	JPMorgan Chase Bank, N.A., as Administrative Agent
Street Address:	1111 FANNIN ST., FLOOR 10
City:	HOUSTON
State/Country:	TEXAS
Postal Code:	77002
Entity Type:	Bank: UNITED STATES

PROPERTY NUMBERS Total: 45

Property Type	Number	Word Mark
Registration Number:	1383220	DALE
Registration Number:	3394307	IHLP
Registration Number:	2074628	POWER METAL STRIP
Registration Number:	3431324	WSL
Registration Number:	3264991	WSR
Registration Number:	2602606	FUNCTIONPAK
Registration Number:	1979712	QUICK-NET
Registration Number:	1790212	VISHAY
Registration Number:	1015163	VISHAY
Registration Number:	837476	VISHAY

OP $1140.00 1383220

Registration Number:	3530560	VISHAY
Registration Number:	1692580	VISHAY
Registration Number:	3530559	VISHAY
Registration Number:	1687032	VISHAY
Registration Number:	1689517	VISHAY INTERTECHNOLOGY
Registration Number:	3256028	TMBS
Registration Number:	2696001	CHIPFET
Registration Number:	1727230	LITTLE FOOT
Registration Number:	2701037	MICRO FOOT
Registration Number:	2990388	POLARPAK
Registration Number:	3732445	POWERPAIR
Registration Number:	3087499	SI
Registration Number:	3469285	SKYFET
Registration Number:	2035560	TRENCHFET
Registration Number:	2672428	POWERPAK
Registration Number:	3759042	TURBOFET
Registration Number:	3073909	FLIPKY
Registration Number:	1753724	HEXFRED
Registration Number:	3704345	POWERTAB
Registration Number:	3662946	FRED PT
Registration Number:	3256019	HVARC GUARD
Registration Number:	3526660	MICROTAN
Registration Number:	858837	SPECTROL
Registration Number:	859975	SPRAGUE
Registration Number:	1492049	SUPERTAN
Registration Number:	1380243	TANTAMOUNT
Registration Number:	1238139	VITRAMON
Registration Number:	839908	VITRAMON
Registration Number:	3762167	SPRAGUE
Registration Number:	2326097	CERA-MITE
Serial Number:	77953395	VISHAY PRECISION GROUP
Serial Number:	77952995	VISHAY PRECISION GROUP
Serial Number:	77900236	MICROBUCK
Serial Number:	77896876	VRPOWER
Serial Number:	77945647	THUNDERFET

CORRESPONDENCE DATA

Fax Number: (866)826-5420

Correspondence will be sent via US Mail when the fax attempt is unsuccessful.

Phone: 3016380511

Email: ipresearchplus@comcast.net

Correspondent Name: IP Research Plus, Inc.

Address Line 1: 21 Tadcaster Circle

Address Line 2: Attn: Penelope J.A. Agodoa

Address Line 4: Waldorf, MARYLAND 20602

ATTORNEY DOCKET NUMBER:	36553
NAME OF SUBMITTER:	Penelope J.A. Agodoa
Signature:	/pja/
Date:	01/14/2011

Total Attachments: 94

source=36553#page1.tif
source=36553#page2.tif
source=36553#page3.tif
source=36553#page4.tif
source=36553#page5.tif
source=36553#page6.tif
source=36553#page7.tif
source=36553#page8.tif
source=36553#page9.tif
source=36553#page10.tif
source=36553#page11.tif
source=36553#page12.tif
source=36553#page13.tif
source=36553#page14.tif
source=36553#page15.tif
source=36553#page16.tif
source=36553#page17.tif
source=36553#page18.tif
source=36553#page19.tif
source=36553#page20.tif
source=36553#page21.tif
source=36553#page22.tif
source=36553#page23.tif
source=36553#page24.tif
source=36553#page25.tif
source=36553#page26.tif
source=36553#page27.tif
source=36553#page28.tif
source=36553#page29.tif
source=36553#page30.tif
source=36553#page31.tif
source=36553#page32.tif
source=36553#page33.tif

source=36553#page34.tif
source=36553#page35.tif
source=36553#page36.tif
source=36553#page37.tif
source=36553#page38.tif
source=36553#page39.tif
source=36553#page40.tif
source=36553#page41.tif
source=36553#page42.tif
source=36553#page43.tif
source=36553#page44.tif
source=36553#page45.tif
source=36553#page46.tif
source=36553#page47.tif
source=36553#page48.tif
source=36553#page49.tif
source=36553#page50.tif
source=36553#page51.tif
source=36553#page52.tif
source=36553#page53.tif
source=36553#page54.tif
source=36553#page55.tif
source=36553#page56.tif
source=36553#page57.tif
source=36553#page58.tif
source=36553#page59.tif
source=36553#page60.tif
source=36553#page61.tif
source=36553#page62.tif
source=36553#page63.tif
source=36553#page64.tif
source=36553#page65.tif
source=36553#page66.tif
source=36553#page67.tif
source=36553#page68.tif
source=36553#page69.tif
source=36553#page70.tif
source=36553#page71.tif
source=36553#page72.tif
source=36553#page73.tif
source=36553#page74.tif
source=36553#page75.tif
source=36553#page76.tif
source=36553#page77.tif
source=36553#page78.tif
source=36553#page79.tif
source=36553#page80.tif
source=36553#page81.tif
source=36553#page82.tif
source=36553#page83.tif
source=36553#page84.tif
source=36553#page85.tif
source=36553#page86.tif
source=36553#page87.tif
source=36553#page88.tif

source=36553#page89.tif
source=36553#page90.tif
source=36553#page91.tif
source=36553#page92.tif
source=36553#page93.tif
source=36553#page94.tif

PATENT AND TRADEMARK SECURITY AGREEMENT dated as of December 1, 2010 (this "Agreement"), among Vishay Intertechnology, Inc. (the "Company"), the Domestic Subsidiaries of the Company listed on the signature pages hereto (collectively, together with the Company, the "Grantors") and JPMorgan Chase Bank, N.A. ("JPMCB"), as Administrative Agent.

Reference is made to (a) the Credit Agreement dated as of December 1, 2010 (as amended, restated, supplemented or otherwise modified from time to time, the "Credit Agreement"), among the Company, the Subsidiary Borrowers from time to time party thereto, the Lenders from time to time party thereto and JPMCB, as Administrative Agent, and (b) Guarantee and Collateral Agreement dated as of December 1, 2010 (as amended, restated, supplemented or otherwise modified from time to time, the "Collateral Agreement"), among the Company, the Domestic Subsidiary Loan Parties from time to time party thereto and JPMCB, as Administrative Agent. The Lenders and Issuing Banks have extended, and have agreed to extend, credit to the Borrowers on the terms and subject to the conditions set forth in the Credit Agreement. The obligations of the Lenders and the Issuing Banks to extend such credit are conditioned upon, among other things, the execution and delivery of this Agreement. The Grantors are Affiliates of the Borrowers, will derive substantial benefits from the extension of credit to the Borrowers under the Credit Agreement and are willing to execute and deliver this Agreement in order to induce the Lenders and Issuing Banks to extend such credit. Accordingly, the parties hereto agree as follows:

SECTION 1. Terms. Each capitalized term used but not otherwise defined herein shall have the meaning specified in the Credit Agreement or the Collateral Agreement, as applicable. The rules of construction specified in Section 1.03 of the Credit Agreement also apply to this Agreement, mutatis mutandis.

SECTION 2. Grant of Security Interest. As security for the payment or performance, as the case may be, in full of the Secured Obligations, each Grantor, pursuant to the Collateral Agreement, did and hereby does grant to the Administrative Agent, its successors and assigns, for the benefit of the Secured Parties, a security interest in all right, title and interest in, to and under any and all of the following assets and properties now owned or at any time hereafter acquired by such Grantor or in which such Grantor now has or at any time hereafter may acquire any right, title or interest (collectively, the "Patent and Trademark Collateral"):

all letters patent of the United States, all registrations and recordings thereof, and all applications for letters patent of the United States, including registrations, recordings and pending applications in the United States Patent and Trademark Office, including those listed on Schedule I;

all reissues, continuations, divisions, continuations-in-part, renewals or extensions thereof, and the inventions disclosed or claimed therein, including the right to make, use and/or sell the inventions disclosed or claimed therein;

all trademarks, service marks, trade names, corporate names, company names, business names, fictitious business names, trade styles, trade dress, logos, other source or business identifiers, designs and general intangibles of like nature, now existing or hereafter adopted or acquired, all registrations and recordings thereof, and all registration and recording applications filed in connection therewith, including registrations and registration applications in the United States Patent and Trademark Office or any similar offices in any State of the United States, and all extensions or renewals thereof, including those listed on Schedule II;

all goodwill associated therewith or symbolized thereby; and

all other assets, rights and interests that uniquely reflect or embody such goodwill;

provided, however, that notwithstanding the foregoing, in no event shall the Patent and Trademark Collateral include any Excluded IP Collateral.

SECTION 3. Collateral Agreement. The security interests granted to the Administrative Agent herein are granted in furtherance, and not in limitation of, the security interests granted to the Administrative Agent pursuant to the Collateral Agreement. Each Grantor hereby acknowledges and affirms that the rights and remedies of the Administrative Agent with respect to the Patent and Trademark Collateral are more fully set forth in the Collateral Agreement, the terms and provisions of which are hereby incorporated herein by reference as if fully set forth herein. In the event of any conflict between the terms of this Agreement and the Collateral Agreement, the terms of the Collateral Agreement shall govern.

SECTION 4. Counterparts. This Agreement may be executed in counterparts (and by different parties hereto on different counterparts), each of which shall constitute original, but all of which when taken together shall constitute a single contract. Delivery of an executed counterpart of a signature page of this Agreement by facsimile or other electronic imaging shall be effective as delivery of a manually executed counterpart of this Agreement.

[Remainder of this page intentionally left blank]

IN WITNESS WHEREOF, the parties hereto have duly executed this Agreement as of the day and year first above written.

VISHAY INTERTECHNOLOGY, INC.,

By: _____

Name: Lior Yahalomi
Title: Executive Vice President and
Chief Financial Officer

[Signature Page to Patent and Trademark Security Agreement]

VISHAY DALE ELECTRONICS, INC.
SILICONIX INCORPORATED
VISHAY SPRAGUE, INC.

By: _____
Name: David L. Tomlinson
Title: Treasurer

[Signature Page to Patent and Trademark Security Agreement]

[3252199]

JPMORGAN CHASE BANK, N.A., as Administrative Agent.

by _____

Name: James A. Knight
Title: Vice President

[Signature Page to Patent and Trademark Security Agreement]

Intellectual Property Owned by Vishay Dale Electronics, Inc.

(a) U.S. Copyright Registrations, Copyright Applications and Copyright Licenses

None.

(b) **U.S. Patent Registrations and Patent Applications**

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
1.	UTL	08/963,224	6,204,744	HIGH CURRENT, LOW PROFILE INDUCTOR	ISSUED	11/3 /1997	3/20/2001	Vishay Dale Electronics, Inc.
2.	UTL	09/547,155	6,460,244	METHOD FOR MAKING A HIGH CURRENT LOW PROFILE INDUCTOR	ISSUED	4 /11/2000	10/8 /2002	Vishay Dale Electronics, Inc.
3.	UTL	08/350,960	5,604,477	SURFACE MOUNT RESISTOR AND METHOD FOR MAKING SAME	ISSUED	12/7 /1994	2/18/1997	Dale Electronics, Inc.[1]
4.	UTL	07/860,403	5,287,083	BULK METAL CHIP RESISTOR	ISSUED	3 /30/1992	2/15/1994	Dale Electronics, Inc.[2]
5.	UTL	07/881,856	5,302,932	MONOLYTHIC MULTILAYER CHIP INDUCTOR AND METHOD FOR MAKING SAME	ISSUED	5 /12/1992	4/12/1994	Dale Electronics, Inc.[3]
6.	UTL	08/665,788	5,986,533	MONOLITHIC THICK FILM INDUCTOR METHOD FOR MAKING SAME	ISSUED	6 /18/1996	11/16/1999	Dale Electronics, Inc.[4]

[1] Filed with USPTO as Dale Electronics, Inc., but the name was changed to Vishay Dale Electronics, Inc. on June 4, 1997.

[2] Filed with USPTO as Dale Electronics, Inc., but the name was changed to Vishay Dale Electronics, Inc. on June 4, 1997.

[3] Filed with USPTO as Dale Electronics, Inc., but the name was changed to Vishay Dale Electronics, Inc. on June 4, 1997.

[4] Filed with USPTO as Dale Electronics, Inc., but the name was changed to Vishay Dale Electronics, Inc. on June 4, 1997.

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
7.	UTL	08/881,480	5,970,604	METHOD OF MAKING A MONOLITHIC THICK FILM INDUCTOR	ISSUED	6/24/1997	10/26/1999	Dale Electronics, Inc.[5]
8.	UTL	08/936,193	5,922,514	THICK FILM LOW VALUE HIGH FREQUENCY INDUCTOR, AND METHOD OF MAKING THE SAME	ISSUED	9/17/1997	7/13/1999	Dale Electronics, Inc.[6]
9.	UTL	09/080,494	6,215,387	THICK FILM LOW VALUE HIGH FREQUENCY INDUCTOR AND METHOD OF MAKING THE SAME	ISSUED	5/18/1998	4/10/2001	Vishay Dale Electronics, Inc.
10.	UTL	09/448,676	6,201,215	THE METHOD OF MAKING A THICK FILM LOW VALUE HIGH FREQUENCY INDUCTOR	ISSUED	11/24/1999	3/13/2001	Vishay Dale Electronics, Inc.
11.	UTL	09/834,123	6,366,192	STRUCTURE OF MAKING A THICK FILM LOW VALUE HIGH FREQUENCY INDUCTOR	ISSUED	4/12/2001	4/2/2002	Vishay Dale Electronics, Inc.
12.	UTL	09/247,490	5,999,085	SURFACE MOUNTED FOUR TERMINAL RESISTOR	ISSUED	2/10/1999	12/7 /1999	Vishay Dale Electronics, Inc.
13.	UTL	09/271,748	6,198,375	INDUCTOR COIL STRUCTURE	ISSUED	3/18/1999	3/6 /2001	Vishay Dale Electronics, Inc.

[5] Filed with USPTO as Dale Electronics, Inc., but the name was changed to Vishay Dale Electronics, Inc. on June 4, 1997.

[6] Filed with USPTO as Dale Electronics, Inc., but the name was changed to Vishay Dale Electronics, Inc. on June 4, 1997.

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
14.	UTL	09/546,859	6,449,829	METHOD FOR MAKING INDUCTOR COIL STRUCTURE	ISSUED	4/10/2000	9/17/2002	Vishay Dale Electronics, Inc.
15.	UTL	10/244,777	6,946,944	INDUCTOR COIL AND METHOD FOR MAKING SAME	ISSUED	9/16/2002	9/20/2005	Vishay Dale Electronics, Inc.
16.	UTL	11/038,880	7,034,645	INDUCTOR COIL AND METHOD FOR MAKING SAME	ISSUED	1/20/2005	4/25/2006	Vishay Dale Electronics, Inc.
17.	UTL	11/409,651	7,221,249	INDUCTOR COIL	ISSUED	4/24/2006	5/22/2007	Vishay Dale Electronics, Inc.
18.	UTL	11/609,165	7,263,761	METHOD FOR MAKING A HIGH CURRENT LOW PROFILE INDUCTOR	ISSUED	12/11/2006	9/4 /2007	Vishay Dale Electronics, Inc.
19.	UTL	11/782,020	7,345,562	METHOD FOR MAKING A HIGH CURRENT LOW PROFILE INDUCTOR	ISSUED	7/24/2007	3/18/2008	Vishay Dale Electronics, Inc.
20.	UTL	12/013,725		METHOD FOR MAKING A HIGH CURRENT LOW PROFILE INDUCTOR	PUBLISHED	1/14/2008		Vishay Dale Electronics, Inc.
21.	UTL	12/535,757		METHOD FOR MAKING A HIGH CURRENT LOW PROFILE INDUCTOR	PUBLISHED	8/5/2009		Vishay Dale Electronics, Inc.
22.	UTL	09/471,622	6,401,329	METHOD FOR MAKING OVERLAY SURFACE MOUNT RESISTOR	ISSUED	12/21/1999	6/11/2002	Vishay Dale Electronics, Inc.
23.	UTL	09/715,252	6,441,718	OVERLAY SURFACE MOUNT RESISTOR	ISSUED	11/17/2000	8/27/2002	Vishay Dale Electronics, Inc.
24.	UTL	10/078,311	6,725,529	METHOD FOR MAKING OVERLAY SURFACE MOUNT RESISTOR	ISSUED	2/18/2002	4/27/2004	Vishay Dale Electronics, Inc.

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
25.	UTL	10/797,866	6,901,655	METHOD FOR MAKING OVERLAY SURFACE MOUNT RESISTOR	ISSUED	3/10/2004	6/7 /2005	Vishay Dale Electronics, Inc.
26.	UTL	09/471,617	6,510,605	METHOD FOR MAKING FORMED SURFACE MOUNT RESISTOR	ISSUED	12/21/1999	1/28/2003	Vishay Dale Electronics, Inc.
27.	UTL	09/474,448	6,181,234	MONOLYTHIC METAL STRIP RESISTOR WITH HEAT SINKING WINGS	ISSUED	12/29/1999	1/30/2001	Vishay Dale Electronics, Inc.
28.	UTL	09/774,854	6,587,025	SIDE-BY-SIDE COIL INDUCTOR	ISSUED	1/31/2001	7/1/2003	Vishay Dale Electronics, Inc.
29.	UTL	09/829,169	7,214,295	METHOD FOR TANTALUM PENTOXIDE MOISTURE BARRIER IN FILM RESISTORS	ISSUED	4/9/2001	5/8/2007	Vishay Dale Electronics, Inc.
30.	UTL	10/079,010	7,170,389	APPARATUS FOR TANTALUM PENTOXIDE MOISTURE BARRIER IN FILM RESISTORS	ISSUED	2/19/2002	1/30/2007	Vishay Dale Electronics, Inc.
31.	UTL	09/811,844	7,038,572	POWER CHIP RESISTOR	ISSUED	3/19/2001	5/2/2006	Vishay Dale Electronics, Inc.
32.	UTL	10/441,649	7,102,484	HIGH POWER RESISTOR HAVING AN IMPROVED OPERATING TEMPERATURE RANGE AND METHOD OF MAKING SAME	ISSUED	5/20/2003	9/5/2006	Vishay Dale Electronics, Inc.

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
33.	UTL	10/744,846	6,925,704	METHOD FOR MAKING HIGH POWER RESISTOR HAVING IMPROVED OPERATING TEMPERATURE RANGE	ISSUED	12/23/2003	8/9/2005	Vishay Dale Electronics, Inc.
34.	UTL	11/123,508	7,042,328	HIGH POWER RESISTOR HAVING AN IMPROVED OPERATING TEMPERATURE RANGE	ISSUED	5/5/2005	5/9/2006	Vishay Dale Electronics, Inc.
35.	UTL	11/066,865	7,190,252	SURFACE MOUNT ELECTRICAL RESISTOR WITH THERMALLY CONDUCTIVE, ELECTRICALLY INSULATIVE FILLER AND METHOD FOR USING SAME	ISSUED	2/25/2005	3/13/2007	Vishay Dale Electronics, Inc.
36.	UTL	11/380,293		FLUX CHANNELED, HIGH CURRENT INDUCTOR	PUBLISHED	4/26/2006		Vishay Dale Electronics, Inc.
37.	UTL	11/535,758		INDUCTOR WITH THERMALLY STABLE RESISTANCE	PUBLISHED	9/27/2006		Vishay Dale Electronics, Inc.
38.	UTL	11/862,572		POWER RESISTOR	PUBLISHED	9/27/2007		Vishay Dale Electronics, Inc.
39.	UTL	12/134,240		HIGH POWERED INDUCTORS USING A MAGNETIC BIAS	PUBLISHED	6/6/2008		Vishay Dale Electronics, Inc.
40.	UTL	12/026,939		RESISTOR AND METHOD FOR MAKING SAME	PUBLISHED	2/6/2008		Vishay Dale Electronics, Inc.
41.	UTL	12/114,057		HIGHLY COUPLED INDUCTOR	PUBLISHED	5/2/2008		Vishay Dale Electronics, Inc.

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
42.	UTL	12/205,197		RESISTOR AND METHOD FOR MAKING SAME	PUBLISHED	9/5/2008		Vishay Dale Electronics, Inc.
43.	UTL	12/536,792		METAL STRIP RESISTOR FOR MITIGATING EFFECTS OF THERMAL EMF	PUBLISHED	8/6/2009		Vishay Dale Electronics, Inc.
44.	UTL	12/874,514		RESISTOR WITH TEMPERATURE COEFFICIENT OF RESISTANCE (TCR) COMPENSATION	PENDING	9/2/2010		Vishay Dale Electronics, Inc.
45.	UTL	12/650,079		SURFACE MOUNT RESISTOR WITH TERMINALS FOR HIGH POWER DISSIPATION AND METHOD FOR MAKING SAME	PENDING	12/30/2009		Vishay Dale Electronics, Inc.
46.	PRV	61/359,000		RESISTOR WITH TEMPERATURE COEFFICIENT OF RESISTANCE (TCR) COMPENSATION	PENDING	6/28/2010		Vishay Dale Electronics, Inc.
47.	PRV	61/290,429		SURFACE MOUNT RESISTOR WITH TERMINALS FOR HIGH POWER DISSIPATION AND METHOD FOR MAKING SAME	PENDING	12/28/2009		Vishay Dale Electronics, Inc.

The Company previously decided to abandon the following patents:

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
1.	UTL	08/736,333	5,760,669	LOW PROFILE INDUCTOR/TRANSFORMER COMPONENT	CLOSED	10/23/1996	6/2 /1998	Dale Electronics, Inc.[7]
2.	UTL	08/915,875	5,880,662	HIGH SELF RESONANT FREQUENCY MULTILAYER INDUCTOR AND METHOD FOR MAKING SAME	CLOSED	8 /21/1997	3/9 /1999	Dale Electronics, Inc.[8]
3.	UTL	09/722,853	6,391,526	THICK FILM LOW VALUE HIGH FREQUENCY INDUCTOR, AND METHOD OF MAKING THE SAME	CLOSED	11/27/2000	5/21/2002	Vishay Dale Electronics, Inc.
4.	UTL	11/021,387	7,278,202	METHOD FOR MAKING OVERLAY SURFACE MOUNT RESISTOR	CLOSED	12/23/2004	10/9/2007	Vishay Dale Electronics, Inc.

[7] Filed with USPTO as Dale Electronics, Inc., but the name was changed to Vishay Dale Electronics, Inc. on June 4, 1997.

[8] Filed with USPTO as Dale Electronics, Inc., but the name was changed to Vishay Dale Electronics, Inc. on June 4, 1997.

License Agreements (Patents)

	Name of Licensor	Name of Agreement	Date of Agreement	Parties to Agreement:
1.	Vishay Dale Electronics, Inc.	Non-Exclusive Patent License Agreement	October 1, 2004	Vishay Dale Electronics, Inc. (as licensor) and KOA Corporation and KOA Speer Electronics, Inc. (each as a licensee)
2.	Vishay Dale Electronics, Inc.	Non-Exclusive License (of certain Patents and Patent Applications as listed in the agreement)	Effective date of January 22, 2007	Vishay Dale Electronics, Inc. (as Licensor) and Toko, Inc. and Toko America, Inc. (each as a licensee)
3.	Vishay Dale Electronics, Inc.	Non-Exclusive License Agreement and side letter (of certain Patent Rights as defined in the agreement and listed in Schedule A thereto)	Effective date of January 1, 2009	Vishay Dale Electronics, Inc. (as licensor) and Cyntec Co. Ltd. (as licensee)
4.	Vishay Dale Electronics, Inc.	Settlement, Mutual Release and License Agreement (of certain patents and patent applications listed in Schedule A of the agreement) as modified by letter agreement dated as of October 8, 2009 between the parties (with Mag Layer)	Effective date of October 8, 2009	Vishay Dale Electronics, Inc. (as licensor) and Mag Layers Scientific-Technics Co., Ltd. (as licensee)
5.	Vishay Dale Electronics, Inc.	Settlement, Mutual Release and License Agreement (Superworld)	October 1, 2010	Vishay Dale Electronics, Inc. (as licensor) and Taipaq Electronics Co. Ltd. (as licensee)
6.	Vishay Dale Electronics, Inc.	Patent License Agreement	July 6, 2010	Vishay Dale Electronics, Inc. (as licensor) and Vishay Precision Group, Inc. (as licensee)
7.	Vishay Dale Electronics, Inc.	Non-Exclusive License Agreement	October 1, 2009	Vishay Dale Electronics, Inc. (as licensor) and Prejection Industrial

	Name of Licensor	Name of Agreement	Date of Agreement	Parties to Agreement:
				Corp. (as licensee)
8.	Vishay Dale Electronics, Inc.	Non-Exclusive License Agreement	March 12, 2010	Vishay Dale Electronics, Inc. (as licensor) and BI Technologies Corporation (as licensee)
9.	Vishay Dale Electronics, Inc.	Settlement, Mutual Release and License Agreement	July 1, 2010	Vishay Dale Electronics, Inc. (as licensor) and Magic Tech Co., Ltd. (as licensee)
10.	Vishay Dale Electronics, Inc.	Non-Exclusive Patent Agreement	June 24, 2004	Vishay Dale Electronics, Inc. (as licensor) and Electronica Dale de Mexico S.A. De C.V. (as licensee)

U.S. Trademarks and Trademark Applications

No.	Trademark	Legal Owner	Country	Reg.#	Reg. Date
1.	DALE	Vishay Dale Electronics, Inc.	United States	1383220	2/18/1986
2.	IHLP	Vishay Dale Electronics, Inc.	United States	3394307	3/11/2008
3.	POWER METAL STRIP	Vishay Dale Electronics, Inc.	United States	2074628	6/24/1997
4.	WSL	Vishay Dale Electronics, Inc.	United States	3431324	5/20/2008
5.	WSR	Vishay Dale Electronics, Inc.	United States	3264991	7/17/2007

The Company previously decided to abandon the following trademarks:

Trademark	Legal Owner	Country	Reg.#	Reg. Date	Renewal due
DALE & OVAL DESIGN	Vishay Dale Electronics, Inc.	United States	1319124	02/12/1985	2/12/2015
DALE & OVAL DESIGN	Vishay Dale Electronics, Inc.	United States	762217	12/31/1963	12/31/2013
DALE	Vishay Dale Electronics, Inc.	United States	964060	07/17/1973	7/17/2013

License Agreements (Trademarks)

None.

Intellectual Property Owned by Vishay Intertechnology, Inc.

(a) U.S. Copyright Registrations, Copyright Applications and Copyright Licenses

None.

(b) **U.S. Patent Registrations and Patent Applications**

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
1.	UTL	09/568,937	RE39,660	SURFACE MOUNTED FOUR TERMINAL RESISTOR	ISSUED	5/11/2000	5/29/2007	Vishay Intertechnology, Inc.
2.	UTL	09/765,901	6,680,668	METHOD AND APPARATUS FOR FAST HEAT RISE RESISTOR USING RESISTIVE FOIL WITH PHOTOLITHOGRAPHIC PRODUCTION	ISSUED	1/19/2001	1/20/2004	Vishay Intertechnology, Inc.
3.	UTL	10/079,085	6,671,945	METHOD FOR MAKING A RESISTOR USING RESISTIVE FOIL	ISSUED	2/20/2002	1/6 /2004	Vishay Intertechnology, Inc.
4.	UTL	10/964,357	7,247,250	METHOD FOR MANUFACTURING A FAST HEAT RISE RESISTOR	ISSUED	10/13/2004	7/24/2007	Vishay Intertechnology, Inc.
5.	UTL	09/810,206	6,880,234	METHOD FOR THIN FILM NTC THERMISTOR	ISSUED	3/16/2001	4/19/2005	Vishay Intertechnology, Inc.
6.	UTL	09/820,064	6,669,435	PRECISION RESISTOR TUBE FEEDER	ISSUED	3/28/2001	12/30/2003	Vishay Intertechnology, Inc.
7.	UTL	10/002,868	6,873,028	SURGE CURRENT CHIP RESISTOR	ISSUED	11/15/2001	3/29/2005	Vishay Intertechnology, Inc.
8.	UTL	10/233,184	6,727,798	FLIP CHIP RESISTOR AND ITS MANUFACTURING METHOD	ISSUED	9/3 /2002	4/27/2004	Vishay Intertechnology, Inc.
9.	UTL	10/440,941	7,089,652	METHOD OF MANUFACTURING FLIP CHIP RESISTOR	ISSUED	5/19/2003	8/15/2006	Vishay Intertechnology, Inc.
10.	UTL	10/304,261	6,892,443	METHOD OF MANUFACTURING A RESISTOR	ISSUED	11/25/2002	5/17/2005	Vishay Intertechnology, Inc.

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
11.	UTL	10/762,609	7,154,370	HIGH PRECISION POWER RESISTORS	ISSUED	1/22/2004	12/26/2006	Vishay Intertechnology, Inc.
12.	UTL	10/967,883	7,278,201	METHOD OF MANUFACTURING A RESISTOR	ISSUED	10/18/2004	10/9/2007	Vishay Intertechnology, Inc.
13.	UTL	11/050,077	7,394,845	METHOD FOR INTERWOVEN SPREADING CODES	ISSUED	2/3/2005	7/1/2008	Vishay Intertechnology, Inc.
14.	UTL	09/661,483	6,538,300	PRECISION HIGH-FREQUENCY CAPACITOR FORMED ON SEMICONDUCTOR SUBSTRATE	ISSUED	9/14/2000	3/25/2003	Vishay Intertechnology, Inc.
15.	UTL	10/208,121	6,621,142	PRECISION HIGH-FREQUENCY CAPACITOR FORMED ON SEMICONDUCTOR SUBSTRATE	ISSUED	7/29/2002	9/16/2003	Vishay Intertechnology, Inc.
16.	UTL	10/208,599	6,621,143	PRECISION HIGH-FREQUENCY CAPACITOR ON SEMICONDUCTOR SUBSTRATE	ISSUED	7/29/2001	9/16/2003	Vishay Intertechnology, Inc.
17.	UTL	09/395,095	6,271,060	PROCESS OF FABRICATING A CHIP SCALE SURFACE MOUNT PACKAGE FOR SEMICONDUCTOR DEVICE	ISSUED	9/13/1999	8/7/2001	Vishay Intertechnology, Inc.
18.	UTL	09/395,094	6,316,287	CHIP SCALE SURFACE MOUNT PACKAGES FOR SEMICONDUCTOR DEVICE AND PROCESS OF FABRICATING THE SAME	ISSUED	9/13/1999	11/13/2001	Vishay Intertechnology, Inc.

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
19.	UTL	09/844,934	6,562,647	CHIP SCALE SURFACE MOUNT PACKAGE FOR SEMICONDUCTOR DEVICE AND PROCESS OF FABRICATING THE SAME	ISSUED	4/26/2001	5/13/2003	Vishay Intertechnology, Inc.
20.	UTL	10/157,584	6,876,061	CHIP SCALE SURFACE MOUNT PACKAGE FOR SEMICONDUCTOR DEVICE AND PROCESS OF FABRICATING THE SAME	ISSUED	5/28/2002	4/5/2005	Vishay Intertechnology, Inc.
21.	UTL	11/415,039	7,426,102	HIGH PRECISION CAPACITOR WITH STANDOFF	ISSUED	5/1/2006	9/16/2008	Vishay Intertechnology, Inc.
22.	UTL	09/688,300	6,970,496	RF MODEM AND COMMUNICATIONS TRANSCEIVER UTILIZING SAW DEVICE AND PULSE SHAPING	ISSUED	10/13/2000	11/29/2005	Vishay Intertechnology, Inc.
23.	UTL	09/419,824	6,535,545	RF MODEM UTILIZING SAW RESONATOR AND CORRELATOR AND COMMUNICATIONS TRANSCEIVER CONSTRUCTED THEREFROM	ISSUED	10/15/1999	3/18/2003	Vishay Intertechnology, Inc.
24.	UTL	12/030,281		SULFURATION RESISTANT CHIP RESISTOR AND METHOD FOR MAKING SAME	PUBLISHED	2/13/2008		Vishay Intertechnology, Inc.
25.	UTL	12/035,472		SURFACE MOUNTED CHIP RESISTOR WITH FLEXIBLE LEADS	PUBLISHED	2/22/2008		Vishay Intertechnology, Inc.

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
26.	UTL	09/395,095	6,271,060	PROCESS OF FABRICATING A CHIP SCALE SURFACE MOUNT PACKAGE FOR SEMICONDUCTOR DEVICE	ISSUED	9/13/1999	8/7/2001	Vishay Intertechnology, Inc.
27.	UTL	09/733,823	6,441,475	CHIP SCALE SURFACE MOUNT PACKAGE FOR SEMICONDUCTOR DEVICE AND PROCESS OF FABRICATING THE SAME	ISSUED	12/8/2000	8/27/2002	Vishay Intertechnology, Inc.
28.	UTL	11/082,080	7,211,877	CHIP SCALE SURFACE MOUNT PACKAGE FOR SEMICONDUCTOR DEVICE AND PROCESS OF FABRICATING THE SAME	ISSUED	3/15/2005	5/1/2007	Vishay Intertechnology, Inc.
29.	UTL	11/786,328	7,589,396B2	CHIP SCALE SURFACE MOUNT PACKAGE FOR SEMICONDUCTOR DEVICE AND PROCESS OF FABRICATING THE SAME	ISSUED	4/10/2007	9/15/2009	Vishay Intertechnology, Inc.
30.	UTL	10/456,018	7,151,036	PRECISION HIGH-FREQUENCY CAPACITOR FORMED ON SEMICONDUCTOR SUBSTRATE	ISSUED	6/5/2003	12/19/2006	Vishay Intertechnology, Inc.
31.	UTL	11/601,501		PRECISION HIGH-FREQUENCY CAPACITOR FORMED ON SEMICONDUCTOR SUBSTRATE	PENDING	11/16/2006		Vishay Intertechnology, Inc.

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
32.	UTL	11/966,965		PRECISION HIGH-FREQUENCY CAPACITOR FORMED ON SEMICONDUCTOR SUBSTRATE	PENDING	12/28/2007		Vishay Intertechnology, Inc.
33.	UTL	10/208,121	6,621,142	PRECISION HIGH-FREQUENCY CAPACITOR FORMED ON SEMICONDUCTOR SUBSTRATE	ISSUED	7/29/2002	9/16/2003	Vishay Intertechnology, Inc.

License Agreements (Patents):

	Name of Licensor	Name of Agreement	Date of Agreement	Parties to Agreement:
1.	Isabellenhütte Heusler GmbH KG	Agreement (license to manufacture, use and sell resistor devices Licensed Right listed in Schedule A of the agreement)	Executed on June 3, 1997	Isabellenhütte Heusler GmbH KG (as licensor) and Vishay Intertechnology, Inc. (as licensee)
2.	International Rectifier Corporation 233 Kansas Street El Segundo, CA 90245	Technology License Agreement (of certain Licensed IP Rights as defined in the agreement)	Effective as of April 1, 2007	International Rectifier Corporation (as licensor) and Vishay Intertechnology, Inc. (as licensee)
3.	Vishay Intertechnology, Inc.	Technology License Back Agreement (of certain IP Licensed Rights as defined in the agreement)	Effective as of April 1, 2007	Vishay Intertechnology, Inc. (as licensor) and International Rectifier Corporation (as licensee)
4.	Vishay Precision Group, Inc.	Agreement (license to use the Low TCR WSL Know-How)	July 6, 2010	Vishay Precision Group, Inc. (as licensor) and Vishay Intertechnology, Inc. (as licensee)

(c) **U.S. Trademarks and Trademark Applications**

No.	Trademark	Legal Owner	Country	Reg.#	Reg. Date
1.	FUNCTIONPAK	Vishay Intertechnology, Inc.	United States	2602606	7/30/2002
2.	QUICK NET	Vishay Intertechnology, Inc.	United States	1979712	6/11/1996
3.	VISHAY	Vishay Intertechnology, Inc.	United States	1790212	8/31/1993
4.	VISHAY	Vishay Intertechnology, Inc.	United States	1015163	7/8/1975
5.	VISHAY	Vishay Intertechnology, Inc.	United States	837476	10/24/1967
6.	VISHAY	Vishay Intertechnology, Inc.	United States	3530560	11/11/2008
7.	VISHAY (In Middle of Pyramid)	Vishay Intertechnology, Inc.	United States	1692580	6/9/1992
8.	VISHAY (In Middle of Pyramid)	Vishay Intertechnology, Inc.	United States	3530559	11/11/2008
9.	VISHAY (Triangle & Circle Design)	Vishay Intertechnology, Inc.	United States	1687032	5/12/1992
10.	VISHAY INTERTECHNOLOGY	Vishay Intertechnology, Inc.	United States	1689517	5/26/1992
11.	TMBS	Vishay Intertechnology, Inc.	United States	3256028	6/26/2007
12.	VISHAY PRECISION GROUP b&w logo	Vishay Intertechnology, Inc.	United States	77/953,395	3/8/2010
13.	VISHAY PRECISION GROUP color logo	Vishay Intertechnology, Inc.	United States	77/952,995	Filed 3/8/2010

The Company previously decided to abandon the following trademark:

Trademark	Legal Owner	Country	Reg.#	Reg. Date	Renewal due
Vishay (Top of Pyramid)	Vishay Intertechnology, Inc.	United States	1,687,033	05/12/1992	5/12/2012

The following trademark has been transferred to Vishay Precision Group, but the assignment documentation has not been recorded with the USPTO:

Trademark	Legal Owner	Country	Reg.#	Reg. Date
BULK METAL	Vishay Intertechnology, Inc.	United States	948851	12/19/1972

License Agreements (Trademarks)

	Name of Licensor	Name of Agreement	Date of Agreement	Parties to Agreement:
1.	International Rectifier Corporation 233 Kansas Street El Segundo, CA 90245	Trademark License Agreement (of certain Licensed Marks as defined in the agreement)	Effective as of April 1, 2007	International Rectifier Corporation (as licensor) and Vishay Intertechnology, Inc. (as licensee)
2.	International Rectifier Corporation 233 Kansas Street El Segundo, CA 90245	IR Trademark License Agreement (of certain Licensed Marks as defined in the agreement)	Effective as of April 1, 2007	International Rectifier Corporation (as licensor) and Vishay Intertechnology, Inc. (as licensee)
3.	International Rectifier Corporation 233 Kansas Street El Segundo, CA 90245	Amendment No. 1 with Respect To Trademark License Agreement and IR Trademark License Agreement	Made as of September 7, 2009	International Rectifier Corporation (as licensor) and Vishay Intertechnology, Inc. (as licensee)
4.	Vishay Intertechnology, Inc.	Trademark License Agreement (license to use licensed marks owned by Vishay)	Dated July 6, 2010	Vishay Intertechnology, Inc. (as licensor) and Vishay Precision Group, Inc. (as licensee)

Intellectual Property Owned by Siliconix incorporated

(a) U.S. Copyright Registrations, Copyright Applications and Copyright Licenses

None.

(b) **U.S. Patent Registrations and Patent Applications**

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
1.	UTL	08/047,723	5,410,170	DMOS POWER TRANSISTORS WITH REDUCED NUMBER OF CONTACTS USING INTEGRATED BODY-SOURCE CONNECTIONS	ISSUED	4/14/1993	4/25/1995	Siliconix incorporated
2.	UTL	07/949,288	5,328,866	LOW TEMPERATURE OXIDE LAYER OVER FIELD IMPLANT MASK	ISSUED	9/21/1992	7/12/1994	Siliconix incorporated
3.	UTL	08/236,299	5,439,842	LOW TEMPERATURE OXIDE LAYER OVER FIELD IMPLANT MASK	ISSUED	5/2/1994	8/8/1995	Siliconix incorporated
4.	UTL	08/031,798	5,341,011	Short channel trenched DMOS transistor	ISSUED	3/15/1993	8/23/1994	Siliconix incorporated
5.	UTL	08/289,358	5,474,943	METHOD FOR FABRICATING A SHORT CHANNEL TRENCHED DMOS TRANSISTOR	ISSUED	8/11/1994	12/12/1995	Siliconix incorporated
6.	UTL	08/067,373	5,517,379	REVERSE BATTERY PROTECTION DEVICE CONTAINING POWER MOSFET	ISSUED	5/26/1993	5/14/1996	Siliconix incorporated
7.	UTL	08/067,372	5,414,292	A JUNCTION-ISOLATED FLOATING DIODE	ISSUED	5/26/1993	5/9/1995	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
8.	UTL	08/062,504	5,377,094	PUSH-PULL OUTPUT STAGE FOR DRIVING MOTORS WHICH GENERATES AUXILIARY VOLTAGE SUPPLY	ISSUED	5/14/1993	12/27/1994	Siliconix incorporated
9.	UTL	08/062,968	5,455,496	HEAD-RETRACT CIRCUIT FOR MOVING MEDIA STORAGE APPARATUS	ISSUED	5/14/1993	10/3/1995	Siliconix incorporated
10.	UTL	08/062,503	5,508,874	DISCONNECT SWITCH CIRCUIT TO POWER HEAD RETRACT IN HARD DISK DRIVE MEMORIES	ISSUED	5/14/1993	4/16/1996	Siliconix incorporated
11.	UTL	08/062,969	5,459,654	APPARATUS FOR GENERATING POSITIVE AND NEGATIVE SUPPLY RAILS FROM OPERATING MOTOR CONTROL CIRCUIT	ISSUED	5/14/1993	10/17/1995	Siliconix incorporated
12.	UTL	08/367,486	5,665,996	VERTICAL POWER MOSFET HAVING THICK METAL LAYER TO REDUCE DISTRIBUTED RESISTANCE	ISSUED	12/30/1994	9/9/1997	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
13.	UTL	08/779,176	6,066,877	VERTICAL POWER MOSFET HAVING THICK METAL LAYER TO REDUCE DISTRIBUTED RESISTANCE	ISSUED	1/6/1997	5/23/2000	Siliconix incorporated
14.	UTL	08/966,553	6,043,125	METHOD OF FABRICATING VERTICAL POWER MOSFET HAVING LOW DISTRIBUTED RESISTANCE	ISSUED	11/10/1997	3/28/2000	Siliconix incorporated
15.	UTL	08/367,388	5,767,546	LATERAL POWER MOSFET HAVING METAL STRAP LAYER TO REDUCE DISTRIBUTED RESISTANCE	ISSUED	12/30/1994	6/16/1998	Siliconix incorporated
16.	UTL	08/907,276	5,945,709	INTEGRATED CIRCUIT DIE HAVING THICK BUS TO REDUCE DISTRIBUTED RESISTANCE	ISSUED	8/6/1997	8/31/1999	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
17.	UTL	09/264,602	6,159,841	METHOD OF FABRICATING LATERAL POWER MOSFET HAVING METAL STRAP LAYER TO REDUCE DISTRIBUTED RESISTANCE	ISSUED	3/8/1999	12/12/2000	Siliconix incorporated
18.	UTL	07/697,356	5,386,136	LIGHTLY-DOPED DRAIN MOSFET WITH IMPROVED BREAKDOWN CHARACTERISTICS	ISSUED	5/6/1991	1/31/1995	Siliconix incorporated
19.	UTL	08/318,027	5,514,608	LIGHTLY-DOPED DRAIN MOSFET WITH IMPROVED BREAKDOWN CHARACTERISTICS	ISSUED	10/4/1994	5/7/1996	Siliconix incorporated
20.	UTL	08/040,684	5,374,843	LIGHTLY-DOPED DRAIN MOSFET WITH IMPROVED BREAKDOWN CHARACTERISTICS	ISSUED	3/31/1993	12/20/1994	Siliconix incorporated
21.	UTL	07/881,589	5,304,831	LOW ON-RESISTANCE POWER MOS TECHNOLOGY	ISSUED	5/12/1992	4/19/1994	Siliconix incorporated
22.	UTL	08/180,265	5,429,964	LOW ON-RESISTANCE POWER MOS TECHNOLOGY	ISSUED	1/12/1994	7/4/1995	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
23.	UTL	08/362,674	5,521,409	STRUCTURE AND FABRICATION OF POWER MOSFETS, INCLUDING TERMINATION STRUCTURES	ISSUED	12/22/1994	5/28/1996	Siliconix incorporated
24.	UTL	07/854,162	5,248,627	THRESHOLD ADJUSTMENT IN FABRICATING VERTICAL DMOS DEVICES	ISSUED	3/20/1992	9/28/1993	Siliconix incorporated
25.	UTL	08/062,370	5,465,000	THRESHOLD ADJUSTMENT IN VERTICAL DMOS DEVICES	ISSUED	5/14/1993	11/7/1995	Siliconix incorporated
26.	UTL	08/482,341,	5,726,477	THRESHOLD ADJUSTMENT IN FIELD EFFECT SEMICONDUCTOR DEVICES	ISSUED	6/6/1995	3/10/1998	Siliconix incorporated
27.	UTL	07/855,377	5,296,765	DRIVER CIRCUIT FOR SINKING CURRENT TO TWO SUPPLY VOLTAGES	ISSUED	3/20/1992	3/22/1994	Siliconix incorporated
28.	UTL	08/101,886	5,426,325	METAL CROSSOVER IN HIGH VOLTAGE IC WITH GRADUATED DOPING CONTROL	ISSUED	8/4/1993	6/20/1995	Siliconix incorporated
29.	UTL	08/226,419	5,426,328	BICDMOS STRUCTURES	ISSUED	4/11/1994	6/20/1995	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
30.	UTL	08/323,950	5,559,044	BICDMOS PROCESS TECHNOLOGY	ISSUED	10/17/1994	9/24/1996	Siliconix incorporated
31.	UTL	08/464,435	5,583,061	PMOS TRANSISTORS WITH DIFFERENT BREAKDOWN VOLTAGES FORMED IN THE SAME SUBSTRATE	ISSUED	6/5/1995	12/10/1996	Siliconix incorporated
32.	UTL	08/464,978	5,547,880	METHOD FOR FORMING A ZENER DIODE REGION AND AN ISOLATION REGION	ISSUED	6/5/1995	8/20/1996	Siliconix incorporated
33.	UTL	08/463,647	5,541,123	METHOD FOR FORMING A BIPOLAR TRANSISTOR HAVING SELECTED BREAKDOWN VOLTAGE	ISSUED	6/5/1995	7/30/1996	Siliconix incorporated
34.	UTL	08/463,165	5,541,125	METHOD FOR FORMING A LATERAL MOS TRANSISTOR HAVING LIGHTLY DOPED DRAIN FORMED ALONG WITH OTHER TRANSISTORS IN THE SAME SUBSTRATE	ISSUED	6/5 /1995	7/30/1996	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
35.	UTL	08/647,073	5,648,281	METHOD FOR FORMING AN ISOLATION STRUCTURE AND A BIPOLAR TRANSISTOR ON A SEMICONDUCTOR SUBSTRATE	ISSUED	5/8/1996	7/15/1997	Siliconix incorporated
36.	UTL	08/667,219	5,643,820	METHOD FOR FABRICATING AN MOS CAPACITOR USING ZENER DIODE REGION	ISSUED	6/19/1996	7/1/1997	Siliconix incorporated
37.	UTL	08/026,932	5,374,569	METHOD FOR FORMING A BICDMOS	ISSUED	3/5/1993	12/20/1994	Siliconix incorporated
38.	UTL	08/705,910	5,751,054	ZENER DIODES ON THE SAME WAFER WITH BICDMOS STRUCTURES	ISSUED	8/29/1996	5/12/1998	Siliconix incorporated
39.	UTL	08/026,930	5,422,508	BICDMOS STRUCTURE	ISSUED	3/5/1993	6/6/1995	Siliconix incorporated
40.	UTL	08/463,417	5,618,743	MOS TRANSISTOR HAVING ADJUSTED THRESHOLD VOLTAGE FORMED ALONG WITH OTHER TRANSISTORS	ISSUED	6/5/1995	4/8/1997	Siliconix incorporated
41.	UTL	08/131,114	5,479,037	LOW THRESHOLD VOLTAGE EPITAXIAL DMOS TECHNOLOGY	ISSUED	10/1/1993	12/26/1995	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
42.	UTL	07/918,954	5,910,669	FIELD EFFECT TRENCH TRANSISTOR HAVING LIGHTLY DOPED EPITAXIAL REGION ON THE SURFACE PORTION THEREOF	ISSUED	7/24/1992	6/8/1999	Siliconix incorporated
43.	UTL	08/386,895	5,558,313	TRENCH FIELD EFFECT TRANSISTOR WITH REDUCED PUNCH-THROUGH SUSCEPTIBILITY AND LOW RDSON	ISSUED	2/10/1995	9/24/1996	Siliconix incorporated
44.	UTL	08/447,484	5,532,179	METHOD OF MAKING A FIELD EFFECT TRENCH TRANSISTOR HAVING LIGHTLY DOPED EPITAXIAL REGION ON THE SURFACE PORTION THEREOF	ISSUED	5/23/1995	7/2/1996	Siliconix incorporated
45.	UTL	08/658,115	5,981,344	TRENCH FIELD EFFECT TRANSISTOR WITH REDUCED PUNCH-THROUGH SUSCEPTIBILITY AND LOW RDSON	ISSUED	6/4/1996	11/9/1999	Siliconix incorporated
46.	UTL	07/873,423	5,430,314	POWER DEVICE WITH BUFFERED GATE SHIELD	ISSUED	4/23/1992	7/4/1995	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
47.	UTL	08/242,519	5,445,978	METHOD OF MAKING POWER DEVICE WITH BUFFERED GATE SHIELD REGION	ISSUED	5/13/1994	8/29/1995	Siliconix incorporated
48.	UTL	07/918,996	5,430,324	HIGH VOLTAGE TRANSISTOR HAVING EDGE TERMINATION UTILIZING TRENCH TECHNOLOGY	ISSUED	7/23/1992	7/4/1995	Siliconix incorporated
49.	UTL	08/444,336	5,605,852	METHOD FOR FABRICATING HIGH VOLTAGE TRANSISTOR HAVING TRENCHED TERMINATION	ISSUED	5/18/1995	2/25/1997	Siliconix incorporated
50.	UTL	08/062,507	5,412,239	CONTACT GEOMETRY FOR IMPROVED LATERAL	ISSUED	5/14/1993	5/2/1995	Siliconix incorporated
51.	UTL	08/160,560	5,510,747	GATE DRIVE TECHNIQUE FOR A BIDIRECTIONAL BLOCKING LATERAL MOSFET	ISSUED	11/30/1993	4/23/1996	Siliconix incorporated
52.	UTL	08/569,334	5,612,566	BIDERECTIONAL BLOCKING LATERAL MOSFET WITH IMPROVED ON-RESISTANCE	ISSUED	12/8/1995	3/18/1997	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
53.	UTL	08/636,258	5,731,732	GATE DRIVE TECHNIQUE FOR A BIDIRECTIONAL BLOCKING LATERAL MOSFET	ISSUED	4/22/1996	3/24/1998	Siliconix incorporated
54.	UTL	08/907,216	5,909,139	METHOD AND APPARATUS FOR PROVIDING GATE DRIVE VOLTAGE TO SWITCHING DEVICE	ISSUED	8/5/1997	6/1/1999	Siliconix incorporated
55.	UTL	08/160,539	5,420,451	A BIDIRECTIONAL BLOCKING LATERAL MOSFET WITH IMPROVED ON-RESISTANCE	ISSUED	11/30/1993	5/30/1995	Siliconix incorporated
56.	UTL	08/318,323	5,451,533	A BIDIRECTIONAL BLOCKING LATERAL MOSFET WITH IMPROVED ON-RESISTANCE	ISSUED	10/5/1994	9/19/1995	Siliconix incorporated
57.	UTL	08/326,172	5,545,909	ELECTROSTATIC DISCHARGE PROTECTION DEVICE FOR INTEGRATED CIRCUIT	ISSUED	10/19/1994	8/13/1996	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
58.	UTL	08/472,943	5,677,205	METHOD FOR FORMING ELECTROSTATIC DISCHARGE PROTECTION DEVICE FOR INTEGRATED CIRCUIT	ISSUED	6/6/1995	10/14/1997	Siliconix incorporated
59.	UTL	08/486,280	5,654,574	ELECTROSTATIC DISCHARGE PROTECTION DEVICE FOR INTEGRATED CIRCUIT	ISSUED	6/6/1995	8/5/1997	Siliconix incorporated
60.	UTL	08/873,781	5,877,534	METHOD OF FORMING ELECTROSTATIC DISCHARGE PROTECTION DEVICE FOR INTEGRATED CIRCUIT	ISSUED	6/12/1997	3/2/1999	Siliconix incorporated
61.	UTL	08/295,271	5,528,483	VOLTAGE CONVERTER WITH FREQUENCY SHIFT PROTECTION AGAINST OVERLOAD CURRENT	ISSUED	8/23/1994	6/18/1996	Siliconix incorporated
62.	UTL	08/268,755	5,486,772	RELIABILITY TEST METHOD FOR SEMICONDUCTOR TRENCH DEVICES	ISSUED	6/30/1994	1/23/1996	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
63.	UTL	08/253,527	5,468,982	TRENCHED DMOS TRANSISTOR WITH CHANNEL BLOCK AT CELL TRENCH CORNERS	ISSUED	6/3/1994	11/21/1995	Siliconix incorporated
64.	UTL	08/429,414	5,674,766	METHOD OF MAKING A TRENCH MOSFET WITH MULTI-RESISTIVITY DRAIN TO PROVIDE LOW ON-RESISTANCE BY VARYING DOPANT.....	ISSUED	4/26/1995	10/7/1997	Siliconix incorporated
65.	UTL	08/701,035	5,895,952	TRENCH MOSFET WITH MULTI-RESISTIVITY DRAIN TO PROVIDE LOW ON-RESISTANCE	ISSUED	8/21/1996	4/20/1999	Siliconix incorporated
66.	UTL	08/423,588	5,597,765	METHOD FOR MAKING TERMINATION STRUCTURE FOR POWER MOSFET	ISSUED	4/17/1995	1/28/1997	Siliconix incorporated
67.	UTL	08/632,052	5,614,751	EDGE TERMINATION STRUCTURE FOR POWER MOSFET	ISSUED	4/15/1996	3/25/1997	Siliconix incorporated
68.	UTL	08/367,515	5,689,209	LOW-SIDE BIDIRECTIONAL BATTERY DISCONNECT SWITCH	ISSUED	12/30/1994	11/18/1997	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
69.	UTL	08/325,860	5,585,991	PROTECTIVE CIRCUIT FOR PROTECTING LOAD AGAINST EXCESSIVE INPUT VOLTAGE	ISSUED	10/19/1994	12/17/1996	Siliconix incorporated
70.	UTL	08/326,408	5,559,424	VOLTAGE REGULATOR HAVING IMPROVED STAABILITY	ISSUED	10/20/1994	9/24/1996	Siliconix incorporated
71.	UTL	08/388,535	5,596,265	BAND GAP VOLTAGE COMPENSATION CIRCUIT	ISSUED	2/14/1995	1/21/1997	Siliconix incorporated
72.	UTL	08/389,705	5,506,496	OUTPUT CONTROL CIRCUIT FOR A VOLTAGE REGULATOR	ISSUED	2/14/1995	4/9 /1996	Siliconix incorporated
73.	UTL	08/533,814	5,689,128	HIGH DENSITY TRENCHED DMOS TRANSISTOR	ISSUED	8/21/1995	11/18/1997	Siliconix incorporated
74.	UTL	08/415,009	5,592,005	PUNCH-THROUGH FIELD EFFECT TRANSISTOR	ISSUED	3/31/1995	1/7 /1997	Siliconix incorporated
75.	UTL	08/962,885	6,069,043	METHOD OF MAKING PUNCH-THROUGH FIELD EFFECT TRANSISTOR	ISSUED	11/21/1997	5/30/2000	Siliconix incorporated
76.	UTL	08/459,054	5,856,692	VOLTAGE-CLAMPED POWER ACCUMULATION-MODE MOSFET	ISSUED	6/2/1995	1/5/1999	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
77.	UTL	08/884,826	5,877,538	BIDIRECTIONAL TRENCH GATED POWER MOSFET WITH SUBMERGED BODY BUS EXTENDING UNDERNEATH GATE TRENCH	ISSUED	6/30/1997	3/2/1999	Siliconix incorporated
78.	UTL	09/186,216	6,096,608	BIDIRECTIONAL TRENCH GATED POWER MOSFET WITH SUBMERGED BODY BUS EXTENDING UNDERNEATH GATE TRENCH	ISSUED	11/3/1998	8/1/2000	Siliconix incorporated
79.	UTL	08/610,563	5,821,583	TRENCHED DMOS TRANSISTOR WITH LIGHTLY DOPED TUB	ISSUED	3/6/1996	10/13/1998	Siliconix incorporated
80.	UTL	08/537,157	5,629,543	TRENCHED DMOS TRANSISTOR WITH BURIED LAYER FOR REDUCED ON-RESISTANCE AND RUGGEDNESS	ISSUED	8/21/1995	5/13/1997	Siliconix incorporated
81.	UTL	08/846,688	5,998,836	TRENCH-GATED POWER MOSFET WITH PROTECTIVE DIODE	ISSUED	4/30/1997	12/7/1999	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
82.	UTL	08/919,523	5,998,837	TRENCH-GATED POWER MOSFET WITH PROTECTIVE DIODE HAVING ADJUSTABLE BREAKDOWN VOLTAGE	ISSUED	8/28/1997	12/7/1999	Siliconix incorporated
83.	UTL	08/962,867	6,140,678	TRENCH-GATED POWER MOSFET WITH PROTECTIVE DIODE	ISSUED	11/3/1997	10/31/2000	Siliconix incorporated
84.	UTL	08/920,330	6,049,108	TRENCH-GATED POWER MOSFET WITH BIDIRECTIONAL VOLTAGE CLAMPING	ISSUED	8/28/1997	4/11/2000	Siliconix incorporated
85.	UTL	08/459,559	5,661,322	BIDIRECTIONAL BLOCKING ACCUMULATION-MODE TRENCH POWER MOSFET	ISSUED	6/2/1995	8/26/1997	Siliconix incorporated
86.	UTL	08/648,334	5,818,084	PSEUDO-SCHOTTKY DIODE	ISSUED	5/15/1996	10/6/1998	Siliconix incorporated
87.	UTL	08/964,419	5,929,481	HIGH DENSITY TRENCH DMOS TRANSISTOR WITH TRENCH BOTTOM IMPLANT	ISSUED	11/4/1997	7/27/1999	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
88.	UTL	08/595,812	5,767,643	COMMUTATION DELAY GENERATOR FOR A MULTIPHASE BRUSHLESS DC MOTOR	ISSUED	2/2/1996	6/16/1998	Siliconix incorporated
89.	UTL	08/594,676	5,736,879	CLOSED-LOOP FREQUENCY-TO-CURRENT CONVERTER WITH INTEGRABLE CAPACITANCES	ISSUED	2/2/1996	4/7/1998	Siliconix incorporated
90.	UTL	08/979,837	5,955,903	FOLDED RAMP CAPACITANCE CIRCUIT WITH CURRENT SOURCE AND COMPARATOR CIRCUIT	ISSUED	11/26/1997	9/21/1999	Siliconix incorporated
91.	UTL	08/946,613	6,046,470	TRENCH-GATED MOSFET WITH INTEGRAL TEMPERATURE DETECTION DIODE	ISSUED	10/7/1997	4/4/2000	Siliconix incorporated
92.	UTL	08/538,105	5,726,594	SWITCHING DEVICE INCLUDING POWER MOSFET WITH INTERNAL POWER SUPPLY CIRCUIT	ISSUED	10/2/1995	3/10/1998	Siliconix incorporated
93.	UTL	09/041,368	6,087,862	POWER MOSFET INCLUDING INTERNAL POWER SUPPLY CIRCUITRY	ISSUED	3/11/1998	7/11/2000	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
94.	UTL	08/542,611	5,616,945	MULTIPLE GATED MOSFET FOR USE IN DC-DC CONVERTER	ISSUED	10/13/1995	4/1/1997	Siliconix incorporated
95.	UTL	08/828,474	5,973,367	MULTIPLE GATED MOSFET FOR USE IN DC-DC CONVERTER	ISSUED	3/31/1997	10/26/1999	Siliconix incorporated
96.	UTL	08/570,876	5,939,752	LOW VOLTAGE MOSFET WITH LOW ON-RESISTANCE AND HIGH BREAKDOWN VOLTAGE	ISSUED	12/12/1995	8/17/1999	Siliconix incorporated
97.	UTL	08/616,393	5,814,858	VERTICAL POWER MOSFET HAVING REDUCED SENSITIVITY TO VARIATIONS IN THICKNESS OF EPITAXIAL LAYER	ISSUED	3/15/1996	9/29/1998	Siliconix incorporated
98.	UTL	08/956,257	6,031,702	SHORT CIRCUIT PROTECTED DC-DC CONVERTER USING DISCONNECT SWITCHING AND METHOD OF PROTECTING LOAD AGAINST SHORT CIRCUITS	ISSUED	10/22/1997	2/29/2000	Siliconix incorporated
99.	UTL	08/767,708	6,090,716	METHOD OF FABRICATING A FIELD EFFECT TRANSISTOR	ISSUED	12/17/1996	7/18/2000	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
100.	UTL	08/651,232	5,998,834	LONG-CHANNEL TRENCH-GATED POWER MOSFET HAVING FULLY DEPLETED BODY REGION	ISSUED	5/22/1996	12/7/1999	Siliconix incorporated
101.	UTL	08/648,266	5,744,994	THREE-TERMINAL POWER MOSFET SWITCH FOR USE AS SYNCHRONOUS RECTIFIER OR VOLTAGE CLAMP	ISSUED	5/15/1996	4/28/1998	Siliconix incorporated
102.	UTL	08/937,941	5,929,690	THREE-TERMINAL POWER MOSFET SWITCH FOR USE AS SYNCHRONOUS RECTIFIER OR VOLTAGE CLAMP	ISSUED	9/25/1997	7/27/1999	Siliconix incorporated
103.	UTL	08/649,747	5,689,144	FOUR-TERMINAL POWER MOSFET SWITCH HAVING REDUCED THRESHOLD VOLTAGE AND ON-RESISTANCE	ISSUED	5/15/1996	11/18/1997	Siliconix incorporated
104.	UTL	08/701,114	5,808,453	SYNCHRONOUS CURRENT SHARING PULSE WIDTH MODULATOR	ISSUED	8/21/1996	9/15/1998	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
105.	UTL	08/482,357	5,688,725	METHOD OF MAKING A TRENCH MOSFET WITH HEAVILY DOPED DELTA LAYER TO PROVIDE LOW ON-RESISTANCE	ISSUED	6/6/1995	11/18/1997	Siliconix incorporated
106.	UTL	08/895,497	6,008,520	TRENCH MOSFET WITH HEAVILY DOPED DELTA LAYER TO PROVIDE LOW ON-RESISTANCE	ISSUED	7/16/1997	12/28/1999	Siliconix incorporated
107.	UTL	08/556,369	6,066,890	SEPARATE CIRCUIT DEVICES IN AN INTRA-PACKAGE CONFIGURATION AND ASSEMBLY TECHNIQUES	ISSUED	11/13/1995	5/23/2000	Siliconix incorporated
108.	UTL	08/742,326	5,917,216	TRENCHED FIELD EFFECT TRANSISTOR WITH PN DEPLETION BARRIER	ISSUED	10/31/1996	6/29/1999	Siliconix incorporated
109.	UTL	08/646,593	5,904,525	FABRICATION OF HIGH-DENSITY TRENCH DMOS USING SIDEWALL SPACERS	ISSUED	5/8/1996	5/18/1999	Siliconix incorporated
110.	UTL	08/832,012	6,078,090	TRENCH-GATED SCHOTTKY DIODE WITH INTEGRAL CLAMPING DIODE	ISSUED	4/2/1997	6/20/2000	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
111.	UTL	08/899,001	5,909,103	SAFETY SWITCH FOR LITHIUM ION BATTERY	ISSUED	7/24/1997	6/1/1999	Siliconix incorporated
112.	UTL	08/922,672	5,923,979	PLANAR DMOS TRANSISTOR FABRICATED BY A THREE MASK PROCESS	ISSUED	9/3/1997	7/13/1999	Siliconix incorporated
113.	UTL	09/002,179	6,060,752	ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT	ISSUED	12/31/1997	5/9/2000	Siliconix incorporated
114.	UTL	09/071,729	6,072,216	VERTICAL DMOS FIELD EFFECT TRANSISTOR WITH CONFORMAL BURIED LAYER FOR REDUCED ON-RESISTANCE	ISSUED	5/1/1998	6/6/2000	Siliconix incorporated
115.	UTL	07/904,402	5,485,027	COMPLIMENTARY ISOLATED DMOS IC TECHNOLOGY	ISSUED	6/24/1992	1/16/1996	Siliconix incorporated
116.	UTL	08/046,058	5,306,656	METHOD FOR REDUCING ON RESISTANCE AND IMPROVING CURRENT CHARACTERISTICS OF A MOSFET	ISSUED	4/12/1993	4/26/1994	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
117.	UTL	09/200,197	6,084,264	TRENCH MOSFET HAVING IMPROVED BREAKDOWN AND ON-RESISTANCE CHARACTERISTICS	ISSUED	11/25/1998	7/4/2000	Siliconix incorporated
118.	UTL	07/762,103	5,298,442	TRENCH DMOS POWER TRANSISTOR WITH FIELD-SHAPING BODY PROFILE AND THREE-DIMENSIONAL GEOMETRY	ISSUED	9/18/1991	3/29/1994	Siliconix incorporated
119.	UTL	07/910,864	5,298,781	VERTICAL CURRENT FLOW FIELD EFFECT TRANSISTOR WITH THICK INSULATOR OVER NON-CHANNEL AREAS	ISSUED	7/8/1992	3/29/1994	Siliconix incorporated
120.	UTL	07/978,201	5,576,245	METHOD OF MAKING A VERTICAL CURRENT FLOW FIELD EFFECT TRANSISTOR	ISSUED	11/18/1992	11/19/1996	Siliconix incorporated
121.	UTL	09/306,003	6,172,383	POWER MOSFET HAVING VOLTAGE-CLAMPED GATE	ISSUED	5/5/1999	1/9/2001	Siliconix incorporated
122.	UTL	09/041,368	6,087,862	POWER MOSFET INCLUDING INTERNAL POWER SUPPLY CIRCUITRY	ISSUED	3/11/1998	7/11/2000	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
123.	UTL	08/067,365	5,539,610	FLOATING DRIVE TECHNIQUE FOR REVERSE BATTERY PROTECTION	ISSUED	5/26/1993	7/23/1996	Siliconix incorporated
124.	UTL	08/603,512	5,757,081	SURFACE MOUNT AND FLIP CHIP TECHNOLOGY FOR TOTAL INTEGRATED CIRCUIT ISOLATION	ISSUED	2/20/1996	5/26/1998	Siliconix incorporated
125.	UTL	08/634,957	5,767,578	SURFACE MOUNT AND FLIP CHIP TECHNOLOGY WITH DIAMOND FILM PASSIVATION FOR TOTAL INTEGRATED CIRCUIT ISOLATION	ISSUED	4/19/1996	6/16/1998	Siliconix incorporated
126.	UTL	08/541,345	5,682,050	BIDIRECTIONAL CURRENT BLOCKING MOSFET FOR BATTERY DISCONNECT SWITCHING INCLUDING PROTECTION AGAINST REVERSE CONNECTED BATTERY CHARGER	ISSUED	10/10/1995	10/28/1997	Siliconix incorporated
127.	UTL	08/636,367	5,747,891	METHOD OF BLOCKING BIDIRECTIONAL FLOW OF CURRENT	ISSUED	4/23/1996	5/5/1998	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
128.	UTL	09/006,774	6,087,740	PORTABLE COMPUTER CONTAINING BIDIRECTIONAL CURRENT BLOCKING MOSFET FOR BATTERY DISCONNECT SWITCHING	ISSUED	1/14/1998	7/11/2000	Siliconix incorporated
129.	UTL	07/928,909	5,316,959	TRENCHED DMOS TRANSISTOR FABRICATION USING SIX MASKS	ISSUED	8/12/1992	5/31/1994	Siliconix incorporated
130.	UTL	08/603,047	5,639,676	TRENCHED DMOS TRANSISTOR FABRICATION HAVING THICK TERMINATION REGION OXIDE	ISSUED	2/16/1996	6/17/1997	Siliconix incorporated
131.	UTL	08/625,639	5,578,851	TRENCHED DMOS TRANSISTOR HAVING THICK FIELD OXIDE IN TERMINATION REGION	ISSUED	3/29/1996	11/26/1996	Siliconix incorporated
132.	UTL	08/480,469	5,621,604	PWM MULTIPLEXED SOLENOID DRIVER	ISSUED	6/7/1995	4/15/1997	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
133.	UTL	08/479,308	5,750,416	METHOD OF FORMING A LATERAL FIELD EFFECT TRANSISTOR HAVING REDUCED DRAIN-TO-SOURCE ON-RESISTANCE	ISSUED	6/7/1995	5/12/1998	Siliconix incorporated
134.	UTL	11/698,519	7,557,409	SUPER TRENCH MOSFET INCLUDING BURIED SOURCE ELECTRODE	ISSUED	1/26/2007	7/7/2009	Siliconix incorporated
135.	UTL	10/872,931	7,435,650	PROCESS FOR MANUFACTURING TRENCH MIS DEVICE HAVING IMPLANTED DRAIN-DRIFT REGION AND THICK BOTTOM OXIDE	ISSUED	6/21/2004	10/14/2008	Siliconix incorporated
136.	UTL	11/335,747	7,416,947	METHOD OF FABRICATING TRENCH MIS DEVICE WITH THICK OXIDE LAYER IN BOTTOM OF TRENCH	ISSUED	1/19/2006	8/26/2008	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
137.	UTL	10/996,148	7,394,150	SEMICONDUCTOR PACKAGE INCLUDING DIE INTERPOSED BETWEEN CUP-SHAPED LEAD FRAME AND LEAD FRAME HAVING MESAS AND VALLEYS	ISSUED	11/23/2004	7/1/2008	Siliconix incorporated
138.	UTL	11/158,382	7,326,995	TRENCH MIS DEVICE HAVING IMPLANTED DRAIN-DRIFT REGION AND THICK BOTTOM OXIDE	ISSUED	6/22/2005	2/5/2008	Siliconix incorporated
139.	UTL	10/454,031	7,291,884	TRENCH MIS DEVICE HAVING IMPLANTED DRAIN-DRIFT REGION AND THICK BOTTOM OXIDE	ISSUED	6/4/2003	11/6/2007	Siliconix incorporated
140.	UTL	11/232,613	7,268,032	TERMINATION FOR TRENCH MIS DEVICE HAVING IMPLANTED DRAIN-DRIFT REGION	ISSUED	9/21/2005	9/11/2007	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
141.	UTL	10/996,149	7,238,551	METHOD OF FABRICATING SEMICONDUCTOR PACKAGE INCLUDING DIE INTERPOSED BETWEEN CUP-SHAPED LEAD FRAME HAVING MESAS AND VALLEYS	ISSUED	11/23/2004	7/3/2007	Siliconix incorporated
142.	UTL	11/150,016	7,233,043	TRIPLE-DIFFUSED TRENCH MOSFET	ISSUED	6/10/2005	6/19/2007	Siliconix incorporated
143.	UTL	10/836,833	7,183,610	SUPER TRENCH MOSFET INCLUDING BURIED SOURCE ELECTRODE AND METHOD OF FABRICATING THE SAME	ISSUED	4/30/2004	2/27/2007	Siliconix incorporated
144.	UTL	11/141,942	7,118,953	PROCESS OF FABRICATING TERMINATION REGION FOR TRENCH MIS DEVICE	ISSUED	6/1/2005	10/10/2006	Siliconix incorporated
145.	UTL	10/810,031	7,045,857	TERMINATION FOR TRENCH MIS DEVICE HAVING IMPLANTED DRAIN-DRIFT REGION	ISSUED	3/26/2004	5/16/2006	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
146.	UTL	10/326,311	7,033,876	TRENCH MIS DEVICE HAVING IMPLANTED DRAIN-DRIFT REGION AND THICK BOTTOM OXIDE AND PROCESS FOR MANUFACTURING THE SAME	ISSUED	12/19/2002	4/25/2006	Siliconix incorporated
147.	UTL	10/180,154	7,012,005	SELF-ALIGNED DIFFERENTIAL OXIDATION IN TRENCHES BY ION IMPLANTATION	ISSUED	6/25/2002	3/14/2006	Siliconix incorporated
148.	UTL	10/722,984	7,009,247	TRENCH MIS DEVICE WITH THICK OXIDE LAYER IN BOTTOM OF GATE CONTACT TRENCH	ISSUED	11/25/2003	3/7/2006	Siliconix incorporated
149.	UTL	10/811,443	6,927,451	TERMINATION FOR TRENCH MIS DEVICE HAVING IMPLANTED DRAIN-DRIFT REGION	ISSUED	3/26/2004	8/9/2005	Siliconix incorporated
150.	UTL	10/264,816	6,921,697	METHOD FOR MAKING TRENCH MIS DEVICE WITH REDUCED GATE-TO-DRAIN CAPACITANCE	ISSUED	10/3/2002	7/26/2005	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
151.	UTL	10/657,830	6,913,977	TRIPLE-DIFFUSED TRENCH MOSFET AND METHOD OF FABRICATING THE SAME	ISSUED	9/8/2003	7/5/2005	Siliconix incorporated
152.	UTL	10/291,153	6,909,170	SEMICONDUCTOR ASSEMBLY WITH PACKAGE USING CUP-SHAPED LEAD FRAME	ISSUED	11/7/2002	6/21/2005	Siliconix incorporated
153.	UTL	10/106,812	6,903,412	TRENCH MIS DEVICE WITH GRADUATED GATE OXIDE LAYER	ISSUED	3/26/2002	6/7/2005	Siliconix incorporated
154.	UTL	09/927,320	6,882,000	TRENCH MIS DEVICE WITH REDUCED GATE-TO-DRAIN CAPACITANCE	ISSUED	8/10/2001	4/19/2005	Siliconix incorporated
155.	UTL	10/106,896	6,875,657	METHOD OF FABRICATING TRENCH MIS DEVICE WITH GRADUATED GATE OXIDE LAYER	ISSUED	3/26/2002	4/5/2005	Siliconix incorporated
156.	UTL	09/927,143	6,849,898	TRENCH MIS DEVICE WITH ACTIVE TRENCH CORNERS AND THICK BOTTOM OXIDE AND METHOD OF MAKING THE SAME	ISSUED	8/10/2001	2/1/2005	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
157.	UTL	10/104,811	6,838,722	STRUCTURES OF AND METHODS OF FABRICATING TRENCH-GATED MIS DEVICES	ISSUED	3/22/2002	1/4/2005	Siliconix incorporated
158.	UTL	10/317,568	6,764,906	METHOD FOR MAKING TRENCH MOSFET HAVING IMPLANTED DRAIN-DRIFT REGION	ISSUED	12/12/2002	7/20/2004	Siliconix incorporated
159.	UTL	09/468,249	6,744,124	SEMICONDUCTOR DIE PACKAGE INCLUDING CUP-SHAPED LEADFRAME	ISSUED	12/10/1999	6/1/2004	Siliconix incorporated
160.	UTL	10/176,570	6,709,930	THICKER OXIDE FORMATION AT THE TRENCH BOTTOM BY SELECTIVE OXIDE DEPOSITION	ISSUED	6/21/2002	3/23/2004	Siliconix incorporated
161.	UTL	08/851,608	6,627,950	TRENCH DMOS POWER TRANSISTOR WITH FIELD-SHAPING BODY PROFILE AND THREE-DIMENSIONAL GEOMETRY	ISSUED	5/5/1997	9/30/2003	Siliconix incorporated
162.	UTL	10/211,438	6,600,193	TRENCH MOSFET HAVING IMPLANTED DRAIN-DRIFT REGION	ISSUED	8/2/2002	7/29/2003	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
163.	UTL	08/800,972	6,590,440	LOW-SIDE BIDIRECTIONAL BATTERY DISCONNECT SWITCH	ISSUED	2/19/1997	7/8/2003	Siliconix incorporated
164.	UTL	09/898,652	6,569,738	PROCESS FOR MANUFACTURING TRENCH GATED MOSFET HAVING DRAIN/DRIFT REGION	ISSUED	7/3/2001	5/27/2003	Siliconix incorporated
165.	UTL	09/816,717	6,534,366	METHOD OF FABRICATING TRENCH-GATED POWER MOSFET	ISSUED	3/21/2001	3/18/2003	Siliconix incorporated
166.	UTL	10/094,476	6,509,233	METHOD OF MAKING TRENCH-GATED MOSFET HAVING CESIUM GATE OXIDE LAYER	ISSUED	3/7/2002	1/21/2003	Siliconix incorporated
167.	UTL	09/037,557	6,476,442	PSEUDO-SCHOTTKY DIODE	ISSUED	3/9/1998	11/5/2002	Siliconix incorporated
168.	UTL	09/545,287	6,392,290	VERTICAL STRUCTURE FOR SEMICONDUCTOR WAFER-LEVEL CHIP SCALE PACKAGES	ISSUED	4/7/2000	5/21/2002	Siliconix incorporated
169.	UTL	09/476,320	6,285,060	BARRIER ACCUMULATION MODE MOSFET	ISSUED	12/30/1999	9/4/2001	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
170.	UTL	09/293,380	6,277,695	METHOD OF FORMING VERTICAL PLANAR DMOSFET WITH SELF-ALIGNED CONTACT	ISSUED	4/16/1999	8/21/2001	Siliconix incorporated
171.	UTL	09/089,310	6,249,041	IC CHIP PACKAGE WITH DIRECTLY CONNECTED LEADS	ISSUED	6/2/1998	6/19/2001	Siliconix incorporated
172.	UTL	08/919,386	6,239,463	LOW RESISTANCE POWER MOSFET OR OTHER DEVICE CONTAINING SILICON-GERMANIUM LAYER	ISSUED	8/28/1997	5/29/2001	Siliconix incorporated
173.	UTL	09/089,250	6,204,533	VERTICAL TRENCH-GATED POWER MOSFET HAVING STRIPE GEOMETRY AND HIGH CELL DENSITY	ISSUED	6/2/1998	3/20/2001	Siliconix incorporated
174.	UTL	08/487,789	5,925,411	GAS-BASED SUBSTRATE DEPOSITION PROTECTION	ISSUED	6/7/1995	7/20/1999	[Siliconix incorporated][9]

[9] To be confirmed.

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
175.	UTL	09/481,135	6,444,527	METHOD OF OPERATION OF PUNCH-THROUGH FIELD EFFECT TRANSISTOR	ISSUED	1/11/2000	9/3/2002	Siliconix incorporated
176.	UTL	09/502,546	6,300,744	HIGH-EFFICIENCY BATTERY CHARGER	ISSUED	2/10/2000	10/9/2001	Siliconix incorporated
177.	DESIGN	29/151,024	D,466,873	SEMICONDUCTOR CHIP PACKAGE	ISSUED	10/31/2002	12/10/2002	Siliconix incorporated
178.	DESIGN	29/151,069	D,472,528	SEMICONDUCTOR CHIP PACKAGE	ISSUED	10/31/2002	4/1/2003	Siliconix incorporated
179.	PRV	61/257,362		TRANSISTOR STRUCTURE WITH FEED-THROUGH SOURCE-TO-SUBSTRATE CONTACT	PENDING		11/2/2009	Siliconix incorporated
180.	PRV	61/309,824		STRUCTURES OF AND METHODS OF FABRICATING DUAL GATE MIS DEVICES	PENDING	3/2/2010		Siliconix incorporated
181.	UTL	07/498,170	5,132,753	OPTIMIZATION OF BV AND RDS-ON BY GRADED DOPING IN LDD AND OTHER HIGH VOLTAGE ICS	ISSUED	3/23/1990	7/21/1992	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
182.	UTL	08/047,723	5,410,170	DMOS POWER TRANSISTOR WITH REDUCED NUMBER OF CONTACTS USING INTEGRATED BODY-SOURCE CONNECTIONS	ISSUED	4/14/1993	4/25/1995	Siliconix incorporated
183.	UTL	08/777,636	5,866,931	DMOS POWER TRANSISTOR WITH REDUCED NUMBER OF CONTACTS USING INTEGRATED BODY-SOURCE CONNECTIONS	ISSUED	12/31/1996	2/2/1999	Siliconix incorporated
184.	UTL	08/318,027	5,514,608	METHOD OF MAKING LIGHTLY-DOPED DRAIN DMOS WITH IMPROVED BREAKDOWN CHARACTERISTICS	ISSUED	10/4/1994	5/7/1996	Siliconix incorporated
185.	UTL	07/451,518	5,108,940	A MOS TRANSISTOR WITH A CHARGE INDUCED DRAIN EXTENSION	ISSUED	12/15/1989	4/28/1992	Siliconix incorporated
186.	UTL	07/802,352	5,243,212	A TRANSISTOR WITH A CHARGE INDUCED DRAIN EXTENSION	ISSUED	12/4/1991	9/7/1993	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
187.	UTL	08/647,073	5,648,281	METHOD FOR FORMING AN ISOLATION STRUCTURE AND A BIPOLAR TRANSISTOR ON A SEMICONDUCTOR SUBSTRATE	ISSUED	5/8/1996	7/15/1997	Siliconix incorporated
188.	UTL	08/225,270	5,416,039	METHOD OF MAKING DICDMOS STRUCTURES	ISSUED	4/8/1994	5/16/1995	Siliconix incorporated
189.	UTL	06/757,582	4,682,405	METHOD FOR FORMING AN ELECTRICAL CONTACT IN A TRANSISTOR	ISSUED	7/22/1985	7/28/1987	Siliconix incorporated
190.	UTL	98111605.6	895,290	METHOD FOR MAKING TERMINATION STRUCTURE FOR POWER MOSFET	ISSUED	12/21/1995	10/30/2002	Siliconix incorporated
191.	UTL	06/816,593	4,766,469	INTEGRATED BURIED ZENER DIODE AND TEMPERATURE COMPENSATION TRANSISTOR	ISSUED	1/6/1986	8/23/1988	Siliconix incorporated
192.	UTL	06/890,218	4,978,631	CURRENT SOURCE WITH A PROCESS SELECTABLE TEMPERATURE COEFFICIENT	ISSUED	7/25/1986	12/18/1990	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
193.	UTL	07/010,924	4,824,795	METHOD FOR OBTAINING REGIONS OF DIELECTRICALLY ISOLATED SINGLE CRYSTAL SILICON	ISSUED	2/5/1987	4/25/1989	Siliconix incorporated
194.	UTL	07/084,541	4,759,836	ION IMPLANTATION OF THIN FILM CRSI2 AND SIC RESISTORS	ISSUED	8/12/1987	7/26/1988	Siliconix incorporated
195.	UTL	06/808,904	4,779,123	INSULATED GATE TRANSISTOR ARRAY	ISSUED	12/13/1985	10/18/1998	Siliconix incorporated
196.	UTL	07/243,166	4,896,196	VERTICAL DMOS POWER TRANSITOR WITH AN INTEGRAL OPERATING CONDITION SENSOR	ISSUED	9/8/1988	1/23/1990	Siliconix incorporated
197.	UTL	06/838,217	4,798,810	METHOD FOR MANUFACTURING A POWER MOS TRANSISTOR	ISSUED	3/10/1986	1/17/1989	Siliconix incorporated
198.	UTL	06/894,418	4,707,909	MANUFACTURE OF TRIMMABLE HIGH VALUE POLYCRYSTALLINE SILICON RESISTORS	ISSUED	8/8/1986	11/24/1987	Siliconix incorporated
199.	UTL	08/646,593	5,904,525	FABRICATION OF HIGH-DENSITY TRENCH DMOS USING SIDEWALL SPACERS	ISSUED	5/8/1996	5/18/1999	Siliconix incorporated
200.	UTL	08/415,009	5,592,005	PUNCH-THROUGH FIELD EFFECT TRANSISTOR	ISSUED	3/31/1995	1/7/1997	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
201.	UTL	06/808,575	4,674,020	POWER SUPPLY HAVING DUAL RAMP CONTROL CIRCUIT	ISSUED	12/13/1985	6/16/1987	Siliconix incorporated
202.	UTL	07/138,989	4,816,882	POWER MOS TRANSISTOR WITH EQUIPOTENTIAL RING	ISSUED	12/29/1987	3/28/1989	Siliconix incorporated
203.	UTL	06/871,006	4,716,126	FABRICATION OF DOUBLE DIFFUSED METAL OXIDE SEMICONDUCTOR TRANSISTOR	ISSUED	6/5/1986	12/29/1987	Siliconix incorporated
204.	UTL	09/978,603	6,744,119	LEADFRAME HAVING SLOTS IN A DIE PAD	ISSUED	10/15/2001	6/1/2004	Siliconix incorporated
205.	UTL	07/036,777	4,853,563	SWITCH INTERFACE CIRCUIT FOR POWER MOSFET GATE DRIVE CONTROL	ISSUED	4/10/1987	8/1/1989	Siliconix incorporated
206.	UTL	07/195,436	4,794,436	HIGH VOLTAGE DRIFTED-DRAIN MOS TRANSISTOR	ISSUED	5/16/1988	12/27/1988	Siliconix incorporated
207.	UTL	07/246,937	4,920,388	POWER TRANSISTOR WITH INTEGRATED GATE RESISTOR	ISSUED	9/19/1988	4/24/1990	Siliconix incorporated
208.	UTL	07/014,961	4,799,100	METHOD AND APPARATUS FOR INCREASING BREAKDOWN OF A PLANAR JUNCTION	ISSUED	2/17/1987	1/17/1989	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
209.	UTL	06/927,882	4,827,324	IMPLANTATION OF IONS INTO AN INSULATING LAYER TO INCREASE PLANAR PN JUNCTION BREAKDOWN VOLTAGE	ISSUED	11/6/1986	5/2/1989	Siliconix incorporated
210.	UTL	10/113,526	6,856,006	ENCAPSULATION METHOD AND LEADFRAME FOR LEADLESS SEMICONDUCTOR PACKAGES (as amended)	ISSUED	3/28/2002	2/15/2005	Siliconix incorporated
211.	UTL	10/789,799	7,501,086B2	ENCAPSULATION METHOD FOR LEADLESS SEMICONDUCTOR PACKAGES	ISSUED	2/27/2004	3/10/2009	Siliconix incorporated
212.	UTL	12/401,549		LEADLESS SEMICONDUCTOR PACKAGES	PENDING	3/10/2009		Siliconix incorporated
213.	UTL	09/135,716		MULTILAYER SOLDER/BARRIER ATTACH FOR SEMICONDUCTOR CHIP	PENDING	8/17/1998		Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
214.	UTL	07/849,723	5,218,228	METHOD FOR FABRICATING A HIGH VOLTAGE MOS TRANSISTOR	ISSUED	3/11/1992	6/8/1993	Siliconix incorporated
215.	UTL	07/678,578	5,132,235	METHOD FOR FABRICATING A HIGH VOLTAGE MOS TRANSISTOR	ISSUED	3/29/1991	7/21/1992	Siliconix incorporated
216.	UTL	08/832,012	6,078,090	TRENCH-GATED SCHOTTKY DIODE WITH INTEGRAL CLAMPING DIODE	ISSUED	4/2/1997	6/20/2000	Siliconix incorporated
217.	UTL	07/095,481	4,791,462	DENSE VERTICAL J-MOS TRANSISTOR	ISSUED	9/10/1987	12/13/1988	Siliconix incorporated
218.	UTL	07/138,999	4,914,058	GROOVED DMOS PROCESS WITH VARYING GATE DIELECTRIC THICKNESS	ISSUED	12/19/1987	4/3/1990	Siliconix incorporated
219.	UTL	07/167,617	4,967,245	TRENCH POWER MOSFET DEVICE	ISSUED	3/14/1988	10/30/1990	Siliconix incorporated
220.	UTL	07/453,367	4,958,204	JUNCTION FIELD-EFFECT TRANSISTOR WITH A NOVEL GATE	ISSUED	12/21/1989	9/18/1990	Siliconix incorporated
221.	UTL	07/141,877	4,936,930	METHOD FOR IMPROVED ALIGNMENT FOR SEMICONDUCTOR DEVICES WITH BURIED LAYERS	ISSUED	1/6/1988	6/26/1990	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
222.	UTL	09/314,621	6,268,242	METHOD OF FORMING VERTICAL MOSFET DEVICE HAVING VOLTAGE CLAMPED GATE AND SELF-ALIGNED CONTACT	ISSUED	5/19/1999	7/31/2001	Siliconix incorporated
223.	UTL	09/306,003	6,172,383	POWER MOSFET HAVING VOLTAGE-CLAMPED GATE	ISSUED	5/5/1999	1/9/2001	Siliconix incorporated
224.	UTL	07/089,184	4,774,196	METHOD OF BONDING SEMICONDCUTOR WAFERS	ISSUED	8/25/1987	9/27/1988	Siliconix incorporated
225.	UTL	09/002,179	6,060,752	ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT	ISSUED	12/31/1997	5/9/2000	Siliconix incorporated
226.	UTL	07/334,806	4,929,991	RUGGED LATERAL DMOS TRANSISTOR STRUCTURE	ISSUED	4/5/1989	5/29/1990	Siliconix incorporated
227.	UTL	07/099,452	4,835,586	DUAL-GATE HIGH DENSITY FET	ISSUED	9/21/1987	5/30/1989	Siliconix incorporated
228.	UTL	07/115,076	4,845,051	BURIED GATE JFET	ISSUED	10/29/1987	7/4/1989	Siliconix incorporated
229.	UTL	07/107,725	5,164,325	METHOD OF MAKING A VERTICAL CURRENT FLOW FIELD EFFECT TRANSISTOR	ISSUED	10/8/1987	11/17/1992	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
230.	UTL	07/406,844	4,952,992	METHOD AND APPARATUS FOR IMPROVING THE ON-VOLTAGE CHARACTERISTICS OF A SEMICONDUCTOR DEVICE	ISSUED	9/13/1989	8/28/1990	Siliconix incorporated
231.	UTL	07/268,839	5,156,989	COMPLEMENTARY, ISOLATED DMOS IC TECHNOLOGY	ISSUED	11/8/1988	10/20/1992	Siliconix incorporated
232.	UTL	07/133,710	4,890,146	HIGH VOLTAGE LEVEL SHIFT SEMICONDUCTOR DEVICE	ISSUED	12/16/1987	12/26/1989	Siliconix incorporated
233.	UTL	09/200,197	6,084,264	TRENCH MOSFET HAVING IMPROVED BREAKDOWN AND ON-RESISTANCE CHARACTERISTICS	ISSUED	11/25/1988	7/4/2000	Siliconix incorporated
234.	UTL	11/151,749	7,595,547	SEMICONDUCTOR DIE PACKAGE INCLUDING CUP-SHAPED LEADFRAME	ISSUED	6/13/2005	9/29/2009	Siliconix incorporated
235.	UTL	12/487,666		SEMICONDUCTOR PACKAGING TECHNIQUES	PENDING	6/19/2009		Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
236.	UTL	07/290,546	5,072,266	TRENCH DMOS POWER TRANSISTOR WITH FIELD-SHAPING BODY PROFILE AND THREE-DIMENSIONAL GEOMETRY	ISSUED	12/27/1988	12/10/1991	Siliconix incorporated
237.	UTL	07/285,842	5,055,896	SELF-ALIGNED LDD LATERAL DMOS TRANSISTOR WITH HIGH-VOLTAGE INTERCONNECT CAPABILITY	ISSUED	12/15/1988	10/8/1991	Siliconix incorporated
238.	UTL	10/832,776	7,005,347	STRUCTURES OF AND METHOD OF FABRICATING TRENCH-GATED MIS DEVICES	ISSUED	4/27/2004	2/28/2006	Siliconix incorporated
239.	UTL	10/898,431	7,335,946	STRUCTURES OF AND METHOD OF FABRICATING TRENCH-GATED MIS DEVICES	ISSUED	7/22/2004	2/26/2008	Siliconix incorporated
240.	UTL	11/982,906		STRUCTURES OF AND METHOD OF FABRICATING TRENCH-GATED MIS DEVICES	PENDING	11/5/2007		Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
241.	UTL	09/591,179		TRENCH-GATED MIS DEVICE HAVING THICK POLYSILICON INSULATION LAYER AT TRENCH BOTTOM AND METHOD OF FABRICATING THE SAME	PENDING	6/8/2000		Siliconix incorporated
242.	UTL	11/112,403	7,494,876	TRENCH-GATED MIS DEVICE HAVING THICK POLYSLICON INSULATION LAYER AT TRENCH BOTTOM AND METHOD OF FABRICATING THE SAME	ISSUED	4/21/2005	2/24/2009	Siliconix incorporated
243.	UTL	09/908,178	6,552,889	CURRENT LIMITING TECHNIQUE FOR HYBRID POWER MOSFET CIRCUITS	ISSUED	7/17/2001	4/22/2003	Siliconix incorporated
244.	UTL	10/254,385		METHOD OF FORMING SELF ALIGNED CONTACTS FOR A POWER MOSFET	PENDING	9/24/2002		Siliconix incorporated
245.	UTL	10/378,766		METHOD OF FORMING SELF ALIGNED CONTACTS FOR A POWER MOSFET	PENDING	3/3/2003		Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
246.	UTL	10/951,831	7,642,164B1	METHOD OF FORMING SELF ALIGNED CONTACTS FOR A POWER MOSFET	ISSUED	9/27/2004	1/5/2010	Siliconix incorporated
247.	UTL	10/247,906	6,858,471	SEMICONDUCTOR SUBSTRATE WITH TRENCHES FOR REDUCING SUBSTRATE RESISTANCE	ISSUED	9/20/2002	2/22/2005	Siliconix incorporated
248.	UTL	10/869,382		SELF-ALIGNED CONTACT IN A SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME	PENDING	6/15/2004		Siliconix incorporated
249.	UTL	11/724,961		SELF-ALIGNED CONTACT IN A SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME	PENDING	3/16/2007		Siliconix incorporated
250.	UTL	10/726,922	7,279,743	CLOSED CELL TRENCH METAL-OXIDE-SEMICONDUCTOR FIELD EFFECT TRANSISTOR	ISSUED	12/2/2003	10/9/2007	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
251.	UTL	11/040,129	7,361,558	METHOD OF MANUFACTURING A CLOSED CELL TRENCH MOSFET	ISSUED	1/20/2005	4/22/2008	Siliconix incorporated
252.	UTL	12/107,738	7,833,863	METHOD OF MANUFACTURING A CLOSED CELL TRENCH MOSFET	ISSUED	4/22/2008	11/16/2010	Siliconix incorporated
253.	UTL	10/846,339	6,906,380	DRAIN SIDE GATE TRENCH METAL-OXIDE-SEMICONDUCTOR FIELD EFFECT TRANSISTOR	ISSUED	5/13/2004	6/14/2005	Siliconix incorporated
254.	UTL	12/050,929		STACKED TRENCH-OXIDE-SEMICONDUCTOR FIELD EFFECT TRANSISTOR DEVICE	PENDING	3/18/2008		Siliconix incorporated
255.	UTL	11/023,327	7,344,945	METHOD OF MANUFACTURING A DRAIN SIDE GATE TRENCH METAL-OXIDE-SEMICONDUCTOR FIELD EFFECT TRANSISTOR	ISSUED	12/22/2004	3/18/2008	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
256.	UTL	11/352,031		ADAPTIVE FREQUENCY COMPENSATION FOR DC-TO-DC CONVERTER	ALLOWED	2/10/2006		Siliconix incorporated
257.	UTL	12/571,194		ADAPTIVE FREQUENCY COMPENSATION FOR DC-TO-DC CONVERTER	ALLOWED	9/30/2009		Siliconix incorporated
258.	UTL	11/386,927		ULTRA-LOW DRAIN-SOURCE RESISTANCE POWER MOSFET	ALLOWED	3/21/2006		Siliconix incorporated
259.	UTL	12/069,712		ULTR-LOW DRAIN-SOURCE RESISTANCE POWER MOSFET	PENDING	2/11/2008		Siliconix incorporated
260.	UTL	11/799,889		POWER MOSFET CONTACT METALLIZATION	PENDING	5/2/2007		Siliconix incorporated
261.	UTL	11/373,630		NARROW SEMICONDUCTOR TRENCH STRUCTURE	PENDING	3/9/2006		Siliconix incorporated
262.	UTL	12/030,809		NARROW SEMICONDUCTOR TRENCH STRUCTURE	PENDING	2/13/2008		Siliconix incorporated
263.	UTL	11/190,682	7,583,485B1	ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT FOR INTEGRATED CIRCUITS	ISSUED	7/26/2005	9/1/2009	Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
264.	UTL	12/552,205		ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT FOR INTEGRATED CIRCUITS	PENDING	9/1/2009		Siliconix incorporated
265.	UTL	11/710,041		PROCESS FOR FORMING A SHORT CHANNEL TRENCH MOSFET AND DEVICE FORMED THEREBY	PENDING	2/23/2007		Siliconix incorporated
266.	UTL	11/322,040	7,544,545B2	TRENCH POLYSILICON DIODE	ISSUED	12/28/2005	6/9/2009	Siliconix incorporated
267.	UTL	12/009,379	7,612,431B2	TRENCH POLYSILICON DIODE	ISSUED	1/17/2008	11/3/2009	Siliconix incorporated
268.	UTL	12/611,865		TRENCH POLYSILICON DIODE	PENDING	11/3/2009		Siliconix incorporated
269.	UTL	12/098,950		TRENCH METAL OXIDE SEMICONDUCTOR WITH RECESSED TRENCH MATERIAL AND REMOTE CONTACTS	PENDING	4/7/2008		Siliconix incorporated
270.	UTL	11/651,258		HIGH-DENSITY POWER MOSFET WITH PLANARIZED METALIZATION	PENDING	1/8/2007		Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
271.	UTL	11/479,671		POWER MANAGEMENT SYSTEM IMPEMENTED IN A SINGLE SURFACE MOUNT PACKAGE	PENDING	6/30/2006		Siliconix incorporated
272.	UTL	12/779,815		COMPLETE POWER MANAGEMENT SYSTEM IMPEMENTED IN A SINGLE SURFACE MOUNT PACKAGE	PENDING	5/13/2010		Siliconix incorporated
273.	UTL	11/479,619		POWER MANAGEMENT SYSTEM IMPEMENTED IN A SINGLE SURFACE MOUNT PACKAGE	PENDING	6/30/2006		Siliconix incorporated
274.	UTL	11/644,553		HIGH MOBILITY POWER METAL-OXIDE SEMICONDUCTOR FIELD-EFFECT TRANSISTORS	PENDING	12/22/2006		Siliconix incorporated
275.	UTL	12/123,664		HIGH MOBILITY POWER METAL-OXIDE SEMICONDUCTOR FIELD-EFFECT TRANSISTORS	ALLOWED	5/20/2008		Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
276.	UTL	11/655,493		FLOATING GATE STRUCTURE WITH HIGH ELECTROSTATIC DISCHARGE PERFORMANCE	PENDING	1/18/2007		Siliconix incorporated
277.	UTL	11/823,375		A CURRENT MODE BOOST CONVERTER USING SLOPE COMPENSATION	PENDING	6/26/2007		Siliconix incorporated
278.	UTL	12/015,723		SELF-ALIGNED TRENCH MOSFET AND METHOD OF MANUFACTURE	PENDING	1/17/2008		Siliconix incorporated
279.	UTL	12/030,719		SELF-REPAIRING FIELD EFFECT TRANSISTOR	PENDING	2/13/2008		Siliconix incorporated
280.	UTL	12/203,846		MOSFET ACTIVE AREA AND EDGE TERMINATION CHARGE BALANCE	PENDING	9/3/2008		Siliconix incorporated
281.	UTL	12/119,367		HIGH CURRENT DENSITY POWER FIELD EFFECT TRANSISTOR	PENDING	5/12/2008		Siliconix incorporated
282.	UTL	12/603,028		SPLIT GATE SEMICONDUCTOR DEVICE WITH CURVED GATE OXIDE PROFILE	PENDING	10/21/2009		Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
283.	UTL	12/548,841		SUPER JUNCTION TRENCH POWER MOSFET DEVICES	PENDING	8/27/2009	8/27/2009	Siliconix incorporated
284.	UTL	12/549,190		SUPER JUNCTION TRENCH POWER MOSFET DEVICE FABRICATION	PENDING	8/27/2009		Siliconix incorporated
285.	UTL	12/873,147		SYSTEM AND METHOD FOR SUBSTRATE WAFER BACK SIDE AND EDGE CROSS SECTION SEALS	PENDING	8/31/2010		Siliconix incorporated
286.	UTL	12/829,247		POWER SWITCH WITH ACTIVE SNUBBER	PENDING	7/1/2010		Siliconix incorporated
287.	UTL	12/610,148		SEMICONDUCTOR DEVICE WITH TRENCH-LIKE FEED-THROUGHS	PENDING	10/30/2009		Siliconix incorporated
288.	UTL			TRANSISTOR STRUCTURE WITH FEED-THROUGH SOURCE-TO - SUBSTRATE CONTACT	PENDING			Siliconix incorporated
289.	UTL	12/824,075		FIELD BOOSTED METAL-OXIDE-SEMICONDUCTOR FIELD EFFECT TRANSISTOR	PENDING	6/25/2010		Siliconix incorporated

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
290.	UTL	12/869,554		STRUCTURES OF AND METHODS OF FABRICATING SPLIT GATE MIS DEVICES	PENDING	8/26/2010		Siliconix incorporated
291.	UTL	12/788,158		SUPER-HIGH DENSITY POWER TRENCH MOSFET	PENDING	5/26/2010		Siliconix incorporated
292.	UTL	12/730,230		SEMICONDUCTOR PACKAGES INCLUDING DIE AND L-SHAPED LEAD AND METHOD OF MANUFACTURING	PENDING	3/24/2010		Siliconix incorporated
293.	UTL			STRUCTURES OF AND METHODS OF FABRICATING DUAL GATE MIS DEVICES	PENDING			Siliconix incorporated
294.	UTL	08/062,503	5,508,874	DISCONNECT SWITCH CIRCUIT TO POWER HEAD RETRACT IN HARD DISK DRIVE MEMORIES	ISSUED	5/14/1993	4/16/1996	Siliconix incorporated
295.	UTL	10/146,539	7,186,609	METHOD OF FABRICATING TRENCH JUNCTION BARRIER ERCTIFIER	ISSUED	5/14/2002	3/6/2007	Siliconix incorporated
296.	UTL	09/428,299	6,348,712	HIGH DENSITY TRENCH-GATED POWER MOSFET	ISSUED	10/27/1999	2/19/2002	Siliconix incorporated
297.	UTL			SEE VISH-11671-1D	PENDING			Siliconix incorporated

The Company previously decided to abandon the following patents:

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
1.	UTL	08/159,900	5,536,977	BIDIRECTIONAL CURRENT BLOCKING MOSFET FOR BATTERY DISCONNECT SWITCHING	ISSUED	11/30/1993	7/16/1996	Siliconix incorporated

License Agreements (Patents):

	Name of Licensor	Name of Agreement	Date of Agreement	Parties to Agreement:
1.	Mitsubishi Electric Corporation, Siliconix incorporated, and TEMIC Semiconductor GmbH ("TEMIC")	Patent License Agreement (license to use MITSUBISHI PATENTS, SILICONIX and TEMIC PATENTS as such terms are defined in the agreement)	Entered into as of December 11, 1998	Mitsubishi, Siliconix incorporated and TEMIC (each as a licensor and a licensee)
2.	Siliconix incorporated	Settlement And Patent License Agreement (worldwide, irrevocable,..., royalty-free license under the Licensed Patents as defined in the agreement)	Effective date of July 19, 2002	Siliconix incorporated (as licensor), Vishay Intertechnology, Inc. and Fairchild Semiconductor Corporation (each as a licensee)
3.	Siliconix incorporated	License Agreement (license to make, use, sell and import products covered by claims of Patents as such term is defined in the agreement dealing with power MOSFET technology)	Effective Date of March 1, 2003	Siliconix incorporated (as licensor) and ROHM CO., LTD. (as licensee)

	Name of Licensor	Name of Agreement	Date of Agreement	Parties to Agreement:
4.	Siliconix incorporated	License Agreement (to use, sell, make and import products covered by claims of U.S. Patent No. 5,034,785)	Effective as of June 29, 2006	Siliconix incorporated (as licensor) and Advanced Analogic Technologies, Inc. (as licensee)
5.	Siliconix incorporated	Foundry Agreement (license to transfer technology of manufacturing Trench DMOS products for purpose of manufacturing & selling same exclusively for Siliconix Technology C.V. or "STCV")	Made as of August 25, 2005	Siliconix incorporated (as licensor), SCTV, Grace Semiconductor Manufacturing Corporation (as licensee).
6.	Siliconix incorporated	License Agreement (license to use Technology as such term is defined in the agreement dealing with the manufacture of "Trench" power MOSFETs)	Effective Date of October 31, 2006	Siliconix incorporated (as licensor) and KEC Corporation (as licensee)
7.	Siliconix incorporated	Amended and Restated Foundry Agreement (licensed the know-how for certain of Siliconix manufacturing process)	Entered into as of January 1, 2008	Siliconix incorporated (as licensor), Siliconix Technology C.V. and Tower Semiconductor Limited (as licensee)

(c) **U.S. Trademarks and Trademark Applications**

No.	Trademark	Legal Owner	Country	Reg.#	Reg. Date
1.	CHIPFET	Siliconix incorporated	United States	2696001	3/11/2003
2.	LITTLE FOOT	Siliconix incorporated	United States	1727230	10/27/1992
3.	MICRO FOOT	Siliconix incorporated	United States	2701037	3/25/2003
4.	POLARPAK	Siliconix incorporated	United States	2990388	8/30/2005
5.	POWERPAIR	Siliconix incorporated	United States	3732445	12/29/2009
6.	SI STYLIZED	Siliconix incorporated	United States	3087499	5/2/2006
7.	SKYFET	Siliconix incorporated	United States	3469285	7/15/2008
8.	TRENCHFET	Siliconix incorporated	United States	2035560	2/4/1997
9.	POWERPAK	Siliconix incorporated	United States	2672428	1/7/2003
10.	TurboFET	Siliconix incorporated	United States	3759042	3/9/2010
11.	FLIPKY	Vishay Siliconix Technology C.V.	United States	3,073,909	3 /28/2006
12.	HEXFRED	Vishay Siliconix Technology C.V.	United States	1,753,724	2 /23/1993
13.	POWERTAB	Vishay Siliconix Technology C.V. composed of Siliconix incorporated, General Partner, Siliconix Semiconductor, Inc. and Vishay Siliconix LLC	United States	3,704,345	11/3 /2009
14.	FRED PT	Vishay Siliconix Technology C.V. composed of Siliconix incorporated, General Partner, Siliconix Semiconductor, Inc. and Vishay Siliconix LLC	United States	3,662,946	8 /4 /2009
15.	MICROBUCK	Siliconix incorporated	United States	77/900,236	12/23/2009
16.	VRPower	Siliconix incorporated	United States	77/896,876	12/18/2009

No.	Trademark	Legal Owner	Country	Reg.#	Reg. Date
17.	THUNDERFET	Siliconix incorporated	United States	77/945,647	Filed 2/26/2010

License Agreements (Trademarks)

	Name of Licensor	Name of Agreement	Date of Agreement	Parties to Agreement:
1.	Siliconix incorporated	Manufacturing Agreement (license to use Siliconix trademarks or product numbers as designated by Siliconix for marking Products as defined and as contemplated in the agreement)	Dated September 25, 2003	Siliconix incorporated (as licensor) and ROHM CO., LTD. (as licensee)
2.	Siliconix incorporated	License Agreement (license to manufacture "PolarPAK™ Package" as defined in the agreement	Entered into as of November 4, 2004	Siliconix incorporated (as licensor) and STMMicroelectronics N.V. (as licensee)
3.	Siliconix incorporated	Manufacturing Agreement (license to use Siliconix trademarks or product numbers as designated by Siliconix for marking Products as defined and as contemplated in the agreement)	Dated March 8, 2006	Siliconix incorporated (as licensor) and KEC Corporation (as licensee)

Intellectual Property Owned by Vishay Sprague, Inc.

(a) **U.S. Copyright Registrations, Copyright Applications and Copyright Licenses**

None.

(b) **U.S. Patent Registrations and Patent Applications**

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
1.	UTL	09/441,434	6,184,775	SURFACE MOUNT RESISTOR	ISSUED	11/16/1999	2/6 /2001	Vishay Sprague, Inc.
2.	UTL	10/091,792	6,859,999	METHOD FOR MANUFACTURING A POWER CHIP RESISTOR	ISSUED	3/6/2002	3/1/2005	Vishay Techno Components, LLC[10]
3.	UTL	09/074,185	6,159,817	MULTI-TAP THIN FILM INDUCTOR	ISSUED	5/7/1998	12/12/2000	Vishay EFI, Inc.[11]
4.	UTL	11/759,523		CERAMIC DIELECTRIC FORMULATION FOR BROAD BAND UHF ANTENNA	PUBLISHED	6/7/2007		Vishay Sprague, Inc.
5.	UTL	11/266,915	7,449,032	METHOD OF MANUFACTURING SURFACE MOUNT CAPACITOR	ISSUED	11/4/2005	11/11/2008	Vishay Sprague, Inc.
6.	UTL	11/359,711	7,336,475	HIGH VOLTAGE CAPACITORS	ISSUED	2/22/2006	2/26/2008	Vishay Vitramon, Inc.[12]
7.	UTL	11/293,673	7,283,350	SURFACE MOUNT CHIP CAPACITOR	ISSUED	12/2/2005	10/16/2007	Vishay Sprague, Inc.
8.	UTL	11/264,977	7,221,555	SURFACE MOUNT MELF CAPACITOR	ISSUED	11/2/2005	5/22/2007	Vishay Sprague, Inc.

[10] Merged into Vishay Thin Film, LLC, which merged into Vishay Sprague, Inc.

[11] Merged into Vishay Sprague, Inc.

[12] Merged into Vishay Sprague, Inc.

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
9.	UTL	11/266,632	7,179,309	SURFACE MOUNT CHIP CAPACITOR	ISSUED	11/3/2005	2/20/2007	Vishay Sprague, Inc.
10.	UTL	11/259,503	7,167,357	SURFACE MOUNT MELF CAPACITOR	ISSUED	10/26/2005	1/23/2007	Vishay Sprague, Inc.
11.	UTL	11/132,116	7,161,797	SURFACE MOUNT CAPACITOR AND METHOD OF MAKING SAME	ISSUED	5/17/2005	1/9/2007	Vishay Sprague, Inc.
12.	UTL	10/792,138	7,088,573	SURFACE MOUNT MELF CAPACITOR	ISSUED	3/2/2004	8/8/2006	Vishay Sprague, Inc.
13.	UTL	10/792,639	7,085,127	SURFACE MOUNT CHIP CAPACITOR	ISSUED	3/2/2004	8/1/2006	Vishay Sprague, Inc.
14.	UTL	10/792,135	6,914,770	SURFACE MOUNT FLIPCHIP CAPACITOR	ISSUED	3/2/2004	7/5/2005	Vishay Sprague, Inc.
15.	UTL	09/758,800	6,541,302	METHOD OF FORMING TERMINATION ON CHIP COMPONENTS	ISSUED	1/11/2001	4/1/2003	Vishay Sprague, Inc.
16.	UTL	12/759,769		HERMETICALLY SEALED WET ELECTROLYTIC CAPACITOR	PUBLISHED	4/14/2010		Vishay Sprague, Inc
17.	UTL	12/107,349		FRAME PACKAGED ARRAY ELECTRONIC COMPONENT	PUBLISHED	4/22/2008		Vishay Sprague, Inc
18.	UTL	12/189,492		HIGH VOLTAGE CAPACITORS	PUBLISHED	8/11/2008		Vishay Sprague, Inc
19.	UTL	12/052,251		ELECTROPHORETICALLY DEPOSITED CATHODE CAPACITOR	PUBLISHED	3/20/2008		Vishay Sprague, Inc

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
20.	UTL	12/189,465		HIGH VOLTAGE CAPACITORS	PUBLISHED	8/11/2008		Vishay Sprague, Inc
21.	UTL	12/553,508		BULK CAPACITOR AND METHOD	PUBLISHED	9/3 /2009		Vishay Sprague, Inc
22.	UTL	07/677,203	5,099,397	FUZED SOLID ELECTROLYTE CAPACITOR	ISSUED	3/29/1991	3/24/1992	Sprague Electric Company[13]
23.	UTL	07/677,204	5,053,927	MOLDED FUZED SOLID ELECTROLYTE CAPACITOR	ISSUED	3/29/1991	10/1/1991	Sprague Electric Company[14]

The Company previously decided to abandon the following patents:

	Type	Serial No.	Patent No.	Title: (Patent Description)	Status	File Date	Issue Date	Domestic Loan Party
1.	UTL	10/047,709	6,723,280	METHOD OF SUPPRESSING THE OXIDATION CHARACTERISTICS OF NICKEL	ISSUED	1/15/2002	4/20/2004	Vishay Sprague, Inc.
2.	UTL	09/726,866	6,447,570	SINTERED TANTALUM AND NIOBIUM CAPACITOR PELLETS DOPED WITH NITROGEN, AND METHOD OF MAKING THE SAME	ISSUED	11/30/2000	9/10/2002	Vishay Sprague, Inc.

[13] Merged into Vishay Sprague, Inc.

[14] Merged into Vishay Sprague, Inc.

3.	UTL	09/167,690	6,238,444	TANTALUM CHIP CAPACITOR AND METHOD	ISSUED	10/7/1998	5/29/2001	Vishay Sprague, Inc.
4.	UTL	09/146,685	6,185,090	METHOD FOR DOPING SINTERED TANTALUM AND NIOBIUM PELLETS WITH NITROGEN	ISSUED	9/3/1998	2/6/2001	Vishay Sprague, Inc.
5.	UTL	09/064,475	6,010,660	METHOD FOR DOPING SINTERED TANTALUM PELLETS WITH NITROGEN	ISSUED	4/22/1998	1/4/2000	Vishay Sprague, Inc.
6.	UTL	08/710,364	5,888,590	APPARATUS AND METHOD FOR CONFORMALLY COATING A CAPACITOR	ISSUED	9/16/1996	3/30/1999	Vishay Sprague, Inc.
7.	UTL	08/790,293	5,825,611	DOPED SINTERED TANTALUM PELLETS WITH NITROGEN IN A CAPACITOR	ISSUED	1/29/1997	10/20/1998	Vishay Sprague, Inc.
8.	UTL	11/219792	7,208,218	METHOD OF SUPPRESSING THE OXIDATION CHARACTERISTICS OF NICKEL	CLOSED	9/6/2005	4/24/2007	Vishay Sprague, Inc.

License Agreements (Patents):

None.

(c) U.S. Trademarks and Trademark Applications

No.	Trademark	Legal Owner	Country	Reg.#	Reg. Date
1.	HVARC GUARD	Vishay Sprague, Inc.	United States	3256019	6/26/2007
2.	MICROTAN	Vishay Sprague, Inc.	United States	3526660	11/4/2008
3.	SPECTROL	Vishay Thin Film, LLC[15]	United States	858837	10/22/1968
4.	SPRAGUE	Vishay Sprague, Inc.	United States	859,975	11/12/1968
5.	SUPERTAN	Vishay Sprague, Inc.	United States	1492049	6/14/1988
6.	TANTAMOUNT	Vishay Sprague, Inc.	United States	1380243	1/28/1986
7.	VITRAMON	Vishay Sprague, Inc.	United States	1238139	5/17/1983
8.	VITRAMON	Vishay Sprague, Inc.	United States	839,908	3/10/1966
9.	SPRAGUE	Vishay Sprague, Inc.	United States	3762167	3/23/2016
10.	CERA-MITE	Vishay Sprague, Inc.	United States	2326097	3/7/2000

The Company previously decided to abandon the following trademarks:

Trademark	Legal Owner	Country	Reg.#	Reg. Date	Renewal due
SPECTROL design	Vishay Thin Film, LLC	United States	1476714	2/16/1988	2/16/2018
ATOM	Vishay Sprague, Inc.	United States	434718	12/2/1947	12/2/2017

[15] Merged into Vishay Sprague, Inc.

Trademark	Legal Owner	Country	Reg.#	Reg. Date	Renewal due
2	Vishay Sprague, Inc.	United States	908,981	03/2/1971	3/2/2011

License Agreements (Trademarks):

None.

Intellectual Property Owned by Vishay GSI, Inc.

(a) U.S. Copyright Registrations, Copyright Applications and Copyright Licenses

None.

(b) U.S. Patent Registrations and Patent Applications

None.

License Agreements (Patents)

	Name of Licensor	Name of Agreement	Date of Agreement	Parties to Agreement:
1.	Vishay GSI, Inc.	License Agreement	May 18, 2010	Vishay GSI, Inc. (as licensor) and Vishay General Semiconductor, LLC (as licensee)

(c) U.S. Trademarks, Trademark Applications and License Agreements

None.

Intellectual Property Owned by Vishay VSH Holdings, Inc.

(a) **U.S. Copyright Registrations, Copyright Applications and Copyright Licenses**

None.

(b) **U.S. Patent Registrations, Patent Applications and License Agreements**

None.

(c) **U.S. Trademarks, Trademark Applications and License Agreements**

None.

Intellectual Property Owned by Vishay BCcomponents Holdings, Ltd.

(a) **U.S. Copyright Registrations, Copyright Applications and Copyright Licenses**

None.

(b) **U.S. Patent Registrations, Patent Applications and License Agreements**

None.

(c) **U.S. Trademarks, Trademark Applications and License Agreements**

None.

Intellectual Property Owned by Vishay Sprague Holdings, Corp.

(a) **U.S. Copyright Registrations, Copyright Applications and Copyright Licenses**

None.

(b) **U.S. Patent Registrations, Patent Applications and License Agreements**

None.

(c) **U.S. Trademarks, Trademark Applications and License Agreements**

None.

Intellectual Property Owned by Vishay Americas, Inc.

(a) **U.S. Copyright Registrations, Copyright Applications and Copyright Licenses**

None.

(b) **U.S. Patent Registrations, Patent Applications and License Agreements**

None.

(c) **U.S. Trademarks, Trademark Applications and License Agreements**

None.