TRADEMARK ASSIGNMENT

Electronic Version v1.1
Stylesheet Version v1.1

SUBMISSION TYPE:	NEW ASSIGNMENT
NATURE OF CONVEYANCE:	SECURITY INTEREST

CONVEYING PARTY DATA

Name	Formerly	Execution Date	Entity Type
ESILICON CORPORATION		08/10/2012	CORPORATION: DELAWARE

RECEIVING PARTY DATA

Name:	GOLD HILL CAPITAL 2008, LP
Street Address:	One Almaden BLVD.,
Internal Address:	Suite 630; Attn: Glenn Marasigan
City:	San Jose
State/Country:	CALIFORNIA
Postal Code:	95113
Entity Type:	LIMITED PARTNERSHIP: DELAWARE

Name:	Silicon Valley Bank
Street Address:	555 Mission Street
Internal Address:	Suite 900; Attn: Mike Meier
City:	San Francisco
State/Country:	CALIFORNIA
Postal Code:	94105
Entity Type:	CORPORATION: CALIFORNIA

CH $190.00 2969847

PROPERTY NUMBERS Total: 7

Property Type	Number	Word Mark
Registration Number:	2969847	ESILICON
Registration Number:	3412021	ESILICON
Registration Number:	3591594	ESILICON
Registration Number:	3603342	ESILICON ACCESS
Registration Number:	2887715	XPEEDIUM
Registration Number:	2964234	XPEEDIUM2

Registration Number:	2965270	XPEEDIUM3

CORRESPONDENCE DATA

Fax Number: 6088247075

Correspondence will be sent to the e-mail address first; if that is unsuccessful, it will be sent via US Mail.

Phone: 1-800-927-9801
Email: adinu@cscinfo.com
Correspondent Name: Corporation Service Company
Address Line 1: 8040 Excelsior Drive
Address Line 4: Madison, WISCONSIN 53717

ATTORNEY DOCKET NUMBER:	311857-10
NAME OF SUBMITTER:	Adriana Dinu
Signature:	/ad/
Date:	08/14/2012

Total Attachments: 13
source=08-14-12 - Esilicon Corporation - TM#page1.tif
source=08-14-12 - Esilicon Corporation - TM#page2.tif
source=08-14-12 - Esilicon Corporation - TM#page3.tif
source=08-14-12 - Esilicon Corporation - TM#page4.tif
source=08-14-12 - Esilicon Corporation - TM#page5.tif
source=08-14-12 - Esilicon Corporation - TM#page6.tif
source=08-14-12 - Esilicon Corporation - TM#page7.tif
source=08-14-12 - Esilicon Corporation - TM#page8.tif
source=08-14-12 - Esilicon Corporation - TM#page9.tif
source=08-14-12 - Esilicon Corporation - TM#page10.tif
source=08-14-12 - Esilicon Corporation - TM#page11.tif
source=08-14-12 - Esilicon Corporation - TM#page12.tif
source=08-14-12 - Esilicon Corporation - TM#page13.tif

INTELLECTUAL PROPERTY SECURITY AGREEMENT

This Intellectual Property Security Agreement is entered into as of the Effective Date by and between GOLD HILL CAPITAL 2008, LP and SILICON VALLEY BANK (collectively, "Secured Parties") and ESILICON CORPORATION ("Grantor").

RECITALS

A. Secured Parties and Grantor entered into that certain Loan and Security Agreement dated as of the Effective Date and, in addition, Silicon Valley Bank and Grantor entered into an Amended and Restated Loan and Security Agreement dated as of May 14, 2010 (all, as the same may be amended, modified or supplemented from time to time, collectively, the "Loan Agreements"). Secured Parties have made credit accommodations to Grantor under the Loan Agreements, but only upon the condition, among others, that Grantor shall grant to Secured Parties a security interest in certain copyrights, trademarks, patents, and mask works to secure the obligations of Grantor under the Loan Agreements.

B. Pursuant to the terms of the Loan Agreements, Grantor has granted to Secured Parties a security interest in all of Grantor's right, title and interest, whether presently existing or hereafter acquired, in, to and under all of the Collateral.

NOW, THEREFORE, for good and valuable consideration, receipt of which is hereby acknowledged, and intending to be legally bound, as collateral security for the prompt and complete payment when due of its obligations under the Loan Agreements, Grantor hereby represents, warrants, covenants and agrees as follows:

AGREEMENT

To secure its obligations under the Loan Agreements, Grantor grants and pledges to Secured Parties a security interest in all of Grantor's right, title and interest in, to and under its intellectual property (including without limitation those copyrights, patents, trademarks and mask works listed on Schedules A, B, C, and D hereto), and including without limitation all proceeds thereof (such as, by way of example but not by way of limitation, license royalties and proceeds of infringement suits), the right to sue for past, present and future infringements, all rights corresponding thereto throughout the world and all re-issues, divisions continuations, renewals, extensions and continuations-in-part thereof.

This security interest is granted in conjunction with the security interest granted to Secured Parties under the Loan Agreements. The rights and remedies of Secured Parties with respect to the security interest granted hereby are in addition to those set forth in the Loan Agreements and the other Loan Documents, and those which are now or hereafter available to Secured Parties as a matter of law or equity. Each right, power and remedy of Secured Parties provided for herein or in the Loan Agreements or any of the Loan Documents, or now or hereafter existing at law or in equity shall be cumulative and concurrent and shall be in addition to every right, power or remedy provided for herein and the exercise by Secured Parties of any one or more of the rights, powers or remedies provided for in this Intellectual Property Security Agreement, the Loan Agreements or any of the other Loan Documents, or now or hereafter existing at law or in equity, shall not preclude the simultaneous or later exercise by any person, including Secured Parties, of any or all other rights, powers or remedies.

IN WITNESS WHEREOF, the parties have caused this Intellectual Property Security Agreement to be duly executed by its officers thereunto duly authorized as of the first date written above.

GRANTOR:

Address of Grantor:

ESILICON CORPORATION

By: _____

Title: John R. Harding, CEO and President

601 Macara Avenue
Sunnyvale, CA 94085

Attn:

SECURED PARTIES:

Address of Secured Party:

GOLD HILL CAPITAL 2008, LP
By: Gold Hill Capital 2008, LLC, General Partner

One Almaden Blvd., Suite 630
San Jose, CA 95113

By: _____

Attn: Glenn Marasigan

Title: _____

Address of Secured Party:

SILICON VALLEY BANK

505 Mission Street, Suite 800
San Francisco, CA 94105

By: _____

Attn: Mike Meier

Title: _____

IN WITNESS WHEREOF, the parties have caused this Intellectual Property Security Agreement to be duly executed by its officers thereunto duly authorized as of the first date written above.

GRANTOR:

Address of Grantor:

ESILICON CORPORATION

501 Macara Avenue
Sunnyvale, CA 94085

By:_____

Title:_____

Attn:

SECURED PARTIES:

Address of Secured Party:

GOLD HILL CAPITAL 2008, LP
By: Gold Hill Capital 2008, LLC, General Partner

One Almaden Blvd., Suite 630
San Jose, CA 95113

By:_____
Glenn Marasigan

Attn: Glenn Marasigan

Title: Associate
Gold Hill Capital

Address of Secured Party:

SILICON VALLEY BANK

568 Mission Street, Suite 600
San Francisco, CA 94105

By:_____

Attn: Mike Meier

Title:_____

IN WITNESS WHEREOF, the parties have caused this Intellectual Property Security Agreement to be duly executed by its officers thereunto duly authorized as of the first date written above.

GRANTOR:

Address of Grantor:

ESILICON CORPORATION

501 Macara Avenue
Sunnyvale, CA 94085

By:_____

Title:_____

Attn:

SECURED PARTIES:

Address of Secured Party:

GOLD HILL CAPITAL 2008, LP
By: Gold Hill Capital 2008, LLC, General Partner

One Almaden Blvd., Suite 630
San Jose, CA 95113

By:_____

Attn: Glenn Marasigan

Title:_____

Address of Secured Party:

SILICON VALLEY BANK

505 Mission Street, Suite 800
San Francisco, CA 94105

By: _____

Attn: Mike Meier

Title: _____

EXHIBIT A

Copyrights

Description	Registration/ Application Number	Registration/ Application Date
32Mb – Radiation-Hardened Single-Port SRAM Design Review I	TXu 1-805-921	6/5/2012
32Mb – Radiation-Hardened Single-Port SRAM Design Review II	TXu 1-802-728	5/18/2012
C035HA1024Kx32 Verification Plan Document	TXu 1-802-729	5/18/2012
CAST User Manual	TX 7-537-285	6/6/2012
EDAC Functional Block Diagram	TXu 1-802-455	5/18/2012
Error Detection and Correction (EDAC) Architecture	TXu 1-802-443	5/18/2012
SDS Test Structures	TXu 1-802-817	5/18/2012

EXHIBIT B

PATENTS

Country	Description	Application Number	Registration Number	Registration/ Application Date
CN (China)	Method and Arrangement for Managing Packet Queues in Switches (ENQUEUER)	CN1244252C C	ZL 01809144.X	3/1/2006
CN (China)	Method and Apparatus for Distribution of Bandwidth in a Switch (WFHBD)	CN1271830C C	ZL 018086535.7	8/23/2006
DE (Germany)	An apparatus for transferring information from a first to a second electronic unit (ANORDNING FOR OVERFORING AV INFORMATION)	69330406.5/ DE69330406T T2	93923703.8	7/4/2001
EG (Egypt)	Method and Apparatus for Distribution of Bandwidth in a Switch (WFHBD)	EG22898 A	353/2001	10/22/2003
EP [European Patent Organization] (Germany, France, Great Britain, Italy)	An apparatus for transferring information from a first to a second electronic unit (ANORDNING FOR OVERFORING AV INFORMATION)	EP0672322	93923703.8	7/4/2001
EP [European Patent Organization] (Germany, France, Great Britain, Italy)	A Variability Aware Asynchronous Scheme based on Two Phase Protocol	EP08848398.1		5/12/2010
IL (Israel)	Method and Arrangement for Managing Packet Queues in Switches (ENQUEUER)		152463	2/1/2008
IL (Israel)	Method and Apparatus for Distribution of Bandwidth in a Switch (WFHBD)	IL152149D D0	152149	4/7/2008
KR (South Korea)	Method and Arrangement for Managing Packet Queues in Switches (ENQUEUER)	739897	2002-7014366	7/9/2007

PCT	A Variability-Aware Asynchronous Scheme for High Performance Delay Matching	PCT/US08/82679		11/06/2008
PCT	A Variability-Aware Scheme for Asynchronous Circuit Initialization	PCT/US08/82670		11/06/2008
PCT	A Variability-Aware Scheme for High-Performance Asynchronous Circuit	PCT/US08/82687		11/06/2008
SG (Singapore)	Method and Apparatus for Distribution of Bandwidth in a Switch (WFHBD)	92219 (WO0178420)	200206049-9	6/30/2005
TW (Taiwan)	Method and Arrangement for Managing Packet Queues in Switches (ENQUEUER)	192375	90110138 TW564617	4/6/2004
US	Adaptive Real-Time Work-in-Progress Tracking, Prediction, and Optimization System for a Semiconductor Supply Chain	US6748287	09/912028	6/8/2004
US	Prediction Baed Optimization of a Semiconductor Supply Chain Using an Adaptive Real Time Work-in-Progress Tracking System	US7218980	09/912030	5/15/2007
US	System and Method for Automating Integration of Semiconductor Work in Process Updates	US7474933	10/619738	7/14/2003
US	System and Method for Automating Integration of Semiconductor Work in Process Updates	US7474933	10/619738	Recorded 12/31/2008 Issued 01/06/2009
US	Mask Arrangement for Scalable Cam/Ram Structures (CAM/RAM MED INTEGRERAD MASK)	US6134135	09/480627	10/17/2000
US	Cam/Ram Memory Device with a Scalable Structure (WORD LINE BLOCK)	US6330177	09/574354	12/11/2001
US	Apparatus and Method for Self-Synchronization of Data to a Local Clock	US6604203	09/394376	8/5/2003
US	Multicasting Method and Arrangement (MULTICASTING)	US6625151	09/420909	9/23/2003

US	Queue Management System Performing One Read One Write During One Cycle By Using Free Queues (KOHANTERING)	US6754742	09/428285	6/22/2004
US	Schaduler Method and Device in a Switch (IDWRR SCHEDULER)	US6944171	09/804591	9/13/2005
US	Method and Arrangement for Managing Packet Queues in Switches (ENQUEUER)	US6977940	09/560105	12/20/2005
US	Device for Datastream Decoding (TINTIN)	US7158529	11/255759	1/2/2007
US	Method and Apparatus for Distribution of Bandwidth in a Switch (WFHBD)	US7215678	09/9912030	5/8/2007
US	Variability Aware Scheme for High Performance Asynchronous Circuit Voltage Regulation		12/265585	Filed 11/5/2008
US	Crossbar switch with grouped inputs and outputs	US7603509	12/069037	10/13/2009
US	Pushed Rule BitCell with New Functionality		12/592472	Filed 11/24/2009
US	An Aynchronous Scheme for Clock Domain Crossing		12/711909	Filed 2/24/2010
US	A Variability-Aware Scheme for Asynchronous Circuit Initialization	US7701255	12/265571	4/20/2010
US	System and Method for Automating Integration of Semiconductor Work in Process Updates	US7756598	12/346651	7/13/2010
US	Network of Tightly Coupled Performance Monitors for Determining th eFrequency of Operation of a Semiconductor IC		13/181362	Filed 7/12/2011
ZA (South Africa)	Method and Arrangement for Managing Packet Queues in Switches (ENQUEUER)	ZA200208610 A	2002\8608	12/31/2003
ZA (South Africa)	Method and Apparatus for Distribution of Bandwidth in a Switch (WFHBD)	ZA20028608 A	2002\8610	12/31/2003

EXHIBIT C

TRADEMARKS

Description	Registration Number	Application Number	Registration/ Application Date
ESILICON		(PRC) 6,740,909	5/23/2008
ESILICON	(EU) 006,493,258		5/27/2009
ESILICON	(HK) 301,009,737		12/8/2007
ESILICON	(Israel) 206,419		12/9/2007
ESILICON	(Japan) 5,262,675	2007/122035	9/4/2009
ESILICON		(Taiwan) 97,000,320	1/3/2008
ESILICON	(US) 2,969,847	78/256197	7/19/2005
ESILICON (Child)	(US) 3,412,021	78/978628	4/15/2008
ESILICON (Chinese Characters)		(PRC) 6,740,930	5/23/2008
ESILICON (Chinese Characters)	(PRC) 301,135,340		6/10/2008
ESILICON (Parent)	(US) 3,591,594	76/177028	3/17/2009
ESILICON ACCESS	(US) 3,603,342		4/7/2009
SWITCHCORE & DESIGN	(US) 2887715	78/209698	
XPEDIUM	(US) 2887715	78/209698	9/21/2004
XPEDIUM2	(US) 2984234	78/423509	6/28/2005
XPEDIUM3	(US) 2965270	78/423511	7/5/2005
SWITCHCORE	(Madrid) 713327		1999-04-19
SWITCHCORE	(Singapore) T99/03887E		1999-04-20
SWITCHCORE	(Ireland) 219796	99/1316	1999-04-20
SWITCHCORE	(Sweden) 340834	99-00498	2000-09-29
SWITCHCORE, SWITCHCORE LOGO	(Japan) 4439010	11-34579	2000-12-08

SWITCHCORE, SWITCHCORE LOGO	(South Korea) 475615	99-12829	2000-08-22
SWITCHCORE, SWITCHCORE LOGO	(Sweden) 340843	99-02988	2000-09-29
SWITCHCORE	(Taiwan) 954485	88017776	2001-08-16
SWITCHCORE	(Hong Kong) 2000B14624	99/04920	2000-11-03

EXHIBIT D

Mask Works

Description	Registration/ Application Number	Registration/ Application Date
None.		