OP \$40.00 3261924

TRADEMARK ASSIGNMENT COVER SHEET

Electronic Version v1.1 ETAS ID: TM422460 Stylesheet Version v1.2

SUBMISSION TYPE: NEW ASSIGNMENT

NATURE OF CONVEYANCE: RELEASE OF SECURITY INTEREST

CONVEYING PARTY DATA

Name	Formerly	Execution Date	Entity Type
Silicon Valley Bank		04/04/2017	Corporation: CALIFORNIA

RECEIVING PARTY DATA

Name:	ChipX, Incorporated	
Street Address:	130 Baytech Drive	
City:	San Jose	
State/Country:	CALIFORNIA	
Postal Code:	95134	
Entity Type:	Corporation: DELAWARE	

PROPERTY NUMBERS Total: 1

Property Type	Number	Word Mark
Registration Number:	3261924	CHIP·X

CORRESPONDENCE DATA

Fax Number: 80091442

Correspondence will be sent to the e-mail address first; if that is unsuccessful, it will be sent

using a fax number, if provided; if that is unsuccessful, it will be sent via US Mail.

Phone: 614-280-3568

Email: John.Salvage@wolterskluwer.com

Correspondent Name: CT Corporation System
Address Line 1: 4400 Easton Commons Way

Address Line 2: Suite 125

Address Line 4: Columbus, OHIO 43219

NAME OF SUBMITTER: Elaine Carrera	
SIGNATURE:	/Elaine Carrera/
DATE SIGNED:	04/04/2017

Total Attachments: 5

source=TM2#page1.tif

source=TM2#page2.tif

source=TM2#page3.tif

source=TM2#page4.tif

source=TM2#page5.tif

TRADEMARK
REEL: 006028 FRAME: 0625

900401154

RECORDATION FORM COVER SHEET TRADEMARKS ONLY

To the Director of the U.S. Patent and Trademark Office: Plea	se record the attached documents or the new address(es) below.
1. Name of conveying party(ies):	2. Name and address of receiving party(ies)
Silicon Valley Bank	Additional names, addresses, or citizenship attached?
	Name: ChipX, Incorporated
Individual(s) Association	Street Address: 130 Baytech Drive
Partnership Limited Partnership	City: San Jose
◯ Corporation- State: CA	State: CA CI
Other	Country:USA Zip: 95134
Citizenship (see guidelines) USA	Individual(s) Citizenship
Additional names of conveying parties attached? Yes No	
3. Nature of conveyance/Execution Date(s):	Partnership Citizenship
Execution Date(s)April 4, 2017	Limited Partnership Citizenship
Assignment Merger	Corporation Citizenship USA-DE
	Other Citizenship
☐ Security Agreement ☐ Change of Name ☐ Other Release of Security Interes	If assignee is not domiciled in the United States, a domestic representative designation is attached: Yes No
	(Designations must be a separate document from assignment)
4. Application number(s) or registration number(s) and A. Trademark Application No.(s) Text	B. Trademark Registration No.(s)
	3261924
1	Additional sheet(s) attached? Yes X No
C. Identification or Description of Trademark(s) (and Filing	Date if Application or Registration Number is unknown):
5. Name & address of party to whom correspondence concerning document should be mailed: Name: Elaine Carrera, Legal Assistant	6. Total number of applications and registrations involved:
Internal Address:	7. Total fee (37 CFR 2.6(b)(6) & 3.41) \$
Street Address: c/o Cahill Gordon & Reindel LLP	Authorized to be charged to deposit account
80 Pine Street	☐ Enclosed
City: New York	8. Payment Information:
State: NY Zip: 10005	
Phone Number: (212) 701-3365	
Docket Number:	Deposit Account Number
Email Address:ecarrera@cahill.com	Authorized User Name
9. Signature: Slaine Came	April 4, 2017
Signature Elaine Carrera	Date
Name of Person Signing	Total number of pages including cover sheet, attachments, and document:

Documents to be recorded (including cover sheet) should be faxed to (571) 273-0140, or mailed to: Mail Stop Assignment Recordation Branch, Director of the USPTO, P.O. Box 1450, Alexandria, VA 22313-1450

RELEASE OF SECURITY INTEREST IN INTELLECTUAL PROPERTY

This RELEASE, dated as of April 4, 2017, is made by Silicon Valley Bank (the "Secured Party"), pursuant to that certain Amended and Restated Security Agreement dated as of April 5, 2016 (the "Security Agreement") and that certain Third Amended and Restated Loan and Security Agreement dated as of April 5, 2016 (the "Amended Security Agreement").

WITNESSETH

WHEREAS, ChipX Incorporated, a Delaware corporation, (the "<u>Grantor</u>") is party to the Security Agreement;

WHEREAS, pursuant to the Security Agreement, the Grantor executed that certain Intellectual Property Security Agreement dated as of April 23, 2010 and recorded with the U.S. Patent and Trademark Office on April 15, 2011 at Reel/Frame No. 026179/0023, and that certain Amended and Restated Intellectual Property Security Agreement dated as of April 5, 2016 and recorded with the U.S. Patent and Trademark Office on April 6, 2016 at Reel/Frame No. 038369/0452 with respect to the patents and patent applications assigned, and at Reel/Frame No. 5766/0666 with respect to the trademarks and trademark applications assigned (collectively, the "Intellectual Property Security Agreements"), pursuant to which the Grantor granted to the Secured Party a security interest in all of its right, title and interest in and to, among other intellectual property, the intellectual property set forth in Schedule I attached hereto (the "Patent and Trademark Collateral");

NOW, THEREFORE, for good and valuable consideration, the receipt and sufficiency of which are hereby acknowledged, the Secured Party agrees as follows:

The Secured Party hereby TERMINATES, without recourse, representation or warranty the Intellectual Property Security Agreement and the Amended and Restated Intellectual Property Security Agreement, and RELEASES, without recourse, representation or warranty its security interest in the Patent and Trademark Collateral, including the patents, trademark and patent applications set forth in Schedule I.

[SIGNATURE PAGE FOLLOWS]

TRADEMARK
REEL: 006028 FRAME: 0627

IN WITNESS WHEREOF, the Secured Party has caused this Release to be duly executed and delivered as of the date first written above.

Silicon Valley Bank, as Secured Party

Bv:

Name:

Title:

*

SCHEDULE I

to

RELEASE OF SECURITY INTEREST IN PATENT AND TRADEMARK COLLATERAL

Reel/Frame No. 026179/0023

Title	Patent No.	Issue Date
Methods and computer readable media implementing a modified routing grid to	7735041	06/08/10
increase routing densities of customizable logic array devices		
Method and apparatus for dqs postamble detection and drift compensation in a	7675811	03/09/10
double data rate (ddr) physical interface		
Cells of a customizable logic array device having independently accessible circuit	7511536	03/31/09
elements		
Method of developing application-specific integrated circuit devices	7500215	03/03/09
In-circuit device, system and method to parallelize design and verification of	7340705	03/04/08
application-specific integrated circuits ("asics") having embedded specialized		
function circuits		
Configurable cell for customizable logic array device	6924662	08/02/05
Single metal programmability in a customizable integrated circuit device	6903390	06/07/05
Configurable cell for customizable logic array device	6294927	09/25/01
Low voltage device operable with a high voltage supply	6150878	11/21/00
Customizable integrated circuit device	5903490	05/11/99
Cell forming part of a customizable logic array	5684412	11/04/97
Personalizable gate array devices	5619062	04/08/97
Mapping of gate arrays	5565758	10/15/96
Personalizable gate array devices	5545904	08/13/96
Personalizable multi-chip carrier including removable fuses	5541814	07/30/96
Routing structures for a customizable integrated circuit	5260597	11/09/93

Reel/Frame No. 038369/0452

ChipX, Incorporated - U.S. Patents

PATENT NO.	ISSUE DATE	TITLE
7,340,705	2008-03-04	In-circuit device, system and method to parallelize design and verification
		of application-specific integrated circuits ("ASICs") having embedded
		specialized function circuits
7,500,215	2009-03-03	Method of developing application-specific integrated circuit devices
7,511,536	2009-03-31	Cells of a customizable logic array device having independently accessible
		circuit elements
7,675,811	2010-03-09	Method and apparatus for DQS postamble detection and drift
		compensation in a double data rate (DDR) physical interface
7,735,041	2010-06-08	Methods and computer readable media implementing a modified routing
		grid to increase routing densities of customizable logic array
		devices

ChipX, Incorporated - U.S. Patent Applications

APPLICATION NO.	FILING DATE	TITLE
12/082,100	2008-04-07	Method and apparatus for DQS postamble detection and drift
		compensation in a double data rate (DDR) physical interface

TRADEMARK REEL: 006028 FRAME: 0629

Reel/Frame No. 5766/0666

$Chip X, Incorporated \hbox{--} U.S. \ Trademarks$

REGISTRATION NO.	REGISTRATION DATE	TRADEMARK
3261924	2007-07-10	CHIP·X

SFACTIVE-904400947.2

RECORDED: 04/04/2017

TRADEMARK REEL: 006028 FRAME: 0630