# CH \$815.00 9045908

# TRADEMARK ASSIGNMENT COVER SHEET

Electronic Version v1.1 Stylesheet Version v1.2 ETAS ID: TM695445

SUBMISSION TYPE:	NEW ASSIGNMENT
NATURE OF CONVEYANCE:	SECURITY INTEREST

# **CONVEYING PARTY DATA**

Name	Formerly	Execution Date	Entity Type
FUNGIBLE, INC.		12/16/2021	Corporation: DELAWARE

# **RECEIVING PARTY DATA**

Name:	HERCULES CAPITAL, INC., AS AGENT	
Street Address:	400 Hamilton Avenue, Suite 310	
Internal Address:	ttn: Legal Department	
City:	Palo Alto	
State/Country:	CALIFORNIA	
Postal Code:	94301	
Entity Type:	Corporation: MARYLAND	

# **PROPERTY NUMBERS Total: 32**

Property Type	Number	Word Mark
Serial Number:	90459084	BARE METAL DATA CENTER
Serial Number:	90458966	EPIC
Serial Number:	90458954	EPC
Serial Number:	90191092	FUNGIBLE COMPOSER
Serial Number:	90818100	OPEN AI FABRIC
Serial Number:	90818084	AI FABRIC
Serial Number:	90818066	OPEN DATA FABRIC
Serial Number:	90818042	DATA FABRIC
Serial Number:	90459089	BMDC
Serial Number:	90458914	TRUEAGILITY
Serial Number:	90132270	FUNGIBLE
Serial Number:	90655430	FUNGIBLE DATA CENTER
Serial Number:	90191115	FUNGIBLE COMPOSER
Serial Number:	90458956	EDGE PUBLIC INFRASTRUCTURE CLOUD
Serial Number:	90458942	EDGE PUBLIC CLOUD
Serial Number:	88830441	FUNGIBLE BLOCK STORE
Serial Number:	88830445	FUNGIBLE OBJECT STORE
Serial Number:	88848499	FUNGIBLE FILE STORE

Property Type	Number	Word Mark
Serial Number:	88848490	FUNGIBLE OBJECT STORE
Serial Number:	88848483	FUNGIBLE BLOCK STORE
Serial Number:	88813074	ETHERFABRIC
Serial Number:	88830449	FUNGIBLE FILE STORE
Serial Number:	88698104	BARE METAL VIRTUALIZED DATA CENTERS
Serial Number:	88698109	BMVDC
Serial Number:	88698105	BM-VDC
Serial Number:	88624804	DPU-ENABLED TRUEFABRIC
Serial Number:	88624800	DYNAMICALLY COMPOSABLE DATA CENTER
Serial Number:	88624794	TRUEFABRIC
Serial Number:	87728631	FUNGIBLE DPU
Serial Number:	87728620	FUNGIBLE DATA PROCESSING UNIT
Serial Number:	87426380	FUNGIBLE
Serial Number:	87491250	FUNOS

#### CORRESPONDENCE DATA

**Fax Number:** 3104961437

Correspondence will be sent to the e-mail address first; if that is unsuccessful, it will be sent

using a fax number, if provided; if that is unsuccessful, it will be sent via US Mail.

Phone: 3108836562

Email: dkay@cooley.com

Correspondent Name: Donald Kay
Address Line 1: c/o Cooley LLP

Address Line 2: 1333 2nd Street, Suite 400

Address Line 4: Santa Monica, CALIFORNIA 90401

ATTORNEY DOCKET NUMBER:	305866.1057
NAME OF SUBMITTER:	Donald Kay
SIGNATURE:	/Donald Kay/
DATE SIGNED:	12/16/2021

# **Total Attachments: 10**

source=02 IPSA - Fungible#page1.tif source=02 IPSA - Fungible#page2.tif source=02 IPSA - Fungible#page3.tif source=02 IPSA - Fungible#page4.tif source=02 IPSA - Fungible#page5.tif source=02 IPSA - Fungible#page6.tif source=02 IPSA - Fungible#page7.tif

source=02 IPSA - Fungible#page8.tif

source=02 IPSA - Fungible#page9.tif

source=02 IPSA - Fungible#page10.tif

#### INTELLECTUAL PROPERTY SECURITY AGREEMENT

This Intellectual Property Security Agreement (as amended, restated, supplemented or otherwise modified from time to time, the "<u>Agreement</u>") is entered into as of December 16, 2021, by and between HERCULES CAPITAL, INC., a Maryland corporation ("<u>Agent</u>"), and FUNGIBLE, INC., a Delaware corporation ("<u>Grantor</u>").

#### RECITALS

- A. Lenders have agreed to make certain advances of money and to extend certain financial accommodation (the "Loans") to Grantor in the amounts and manner set forth in that certain Loan and Security Agreement by and among the several entities from time to time parties thereto (each, a "Lender", and collectively, "Lenders"), Agent, Grantor and any other parties thereto, from time to time, dated as of the date hereof (as amended, restated, modified, supplemented or otherwise modified from time to time, the "Loan Agreement").
- B. As a condition to the Loan Agreement, Grantor is required to enter into this Agreement to further evidence the grant to Agent of the security interest in its Copyrights, Trademarks and Patents to secure the Secured Obligations.

#### **AGREEMENT**

NOW, THEREFORE, Grantor agrees as follows:

- 1. To secure the Secured Obligations and any other obligations pursuant to the Loan Documents, Grantor grants and pledges to Agent a security interest in all of Grantor's Intellectual Property (including without limitation those Copyrights, Patents and Trademarks registered with the United States Patent and Trademark Office and the United States Copyright Office, a complete list of which is set forth on Exhibits A, B and C hereto, respectively) constituting Collateral.
- 2. This security interest is granted in conjunction with the security interest granted to Agent under the Loan Agreement. The rights and remedies of Agent with respect to the security interest are as set forth in the Loan Agreement and the other Loan Documents or as are now or hereafter available to Agent as a matter of law or equity, shall be cumulative and concurrent.
- 3. Grantor represents and warrants that <u>Exhibits A, B, and C</u> attached hereto set forth any and all Copyrights, Patents and Trademarks in connection with which such Grantor has registered or filed an application with the United States Patent and Trademark Office or the United States Copyright Office, as applicable.
- 4. Grantor hereby authorizes Agent to (a) modify this Agreement unilaterally by amending the exhibits to this Agreement to include any Intellectual Property which Grantor obtains subsequent to the date of this Agreement, and (b) file a duplicate original of this Agreement containing amended exhibits reflecting such new Intellectual Property with the United States Patent and Trademark Office or the United States Copyright Office, as applicable.
- 5. All capitalized terms used herein without definition shall have the meanings ascribed thereto in the Loan Agreement.

[REMAINDER OF PAGE INTENTIONALLY LEFT BLANK]

259396512 v5

# [SIGNATURE PAGE TO INTELLECTUAL PROPERTY SECURITY AGREEMENT]

IN WITNESS WHEREOF, the parties have caused this Agreement to be duly executed effective as of the date set forth above.

Address of Grantor:

GRANTOR:

3201 Scott Blvd, Santa Clara

FUNGIBLE, INC.

CA 95054

Name: Bobby Shoker

Title: Chief Financial Officer

# ISIGNATURE PAGE TO INTELLECTUAL PROPERTY SECURITY AGREEMENT]

Address of Agent:

Legal Department 400 Hamilton Avenue, Suite 310 Palo Alto, CA 94301 Attn: Chief Legal Officer AGENT:

HERCULES CAPITAL, INC.

Name: Zhuo Huang

Title: Associate General Counsel

259396512

TRADEMARK

REEL: 007533 FRAME: 0039-

# EXHIBIT A COPYRIGHTS

NONE.

259396512 v5

# **EXHIBIT B**

# **PATENTS**

Title		Application			
EXTENSIONS FOR DATA CENTER NETWORKS WITH FAILURE RESILIENCE FABRIC CONTROL PROTOCOL WITH CONGESTION CONTROL, FOR DATA CENTER NETWORKS  RELIABLE FABRIC CONTROL PROTOCOL EXTENSIONS FOR DATA CENTER NETWORKS WITH UNSOLICITED PACKET SPRAYING OVER MULTIPLE ALTERNATE DATA PATHS SCALED-OUT TRANSPORT AS CONNECTION PROXY FOR DEVICE-TO-DEVICE COMMUNICATIONS EFFICIENT PACKET QUEUEING FOR COMPUTER NETWORKS EMBEDDED NETWORK PACKET DATA FOR USE OF ALTERNATIVE PATHS WITHIN A GROUP OF NETWORK DEVICES FABRIC CONTROL PROTOCOL FOR DATA CENTER NETWORK WITH PACKET SPRAYING OVER MULTIPLE ALTERNATE DATA PATHS FINITE AUTOMATA GLOBAL COUNTER IN A DATA FLOW GRAPH-SUYEN ANALYTICS PLATFORM HAVING ANALYTICS HARDWARE ACCELERATORS DEFAULT ARC FOR COMPRESSION OF DETERMINSTIC FINITE AUTOMATA (DFA) DATA FLOW GRAPH-SWITHIN A ON-CHIP DETERMINSTIC FINITE AUTOMATA (DFA) DATA FLOW GRAPH-SWITHIN A ADTA FLOW GRAPH-DRIVEN ANALYTICS PLATFORM HAVING ANALYTICS PLATFORM HAVING ANALYTICS HARDWARE ACCELERATORS CONGESTION CONTROL IN AN ON-CHIP DETERTORY RAPHOLY ESTABLISHING A CHAIN OF TRUST IN A COMPUTING SYSTEM IC ROUTING SYSTEM IC ROUTING SYSTEM IC ROUTING SYSTEM IC ROUTING FOR SILICON CIRCUITS WITH IC ROUTING SYSTEM IC ROUTING FOR SILICON CIRCUITS WITH IC ROU				Patent No.	Issue Date
WITH FAILURE RESILIENCE		17303900	06/10/2021	-	-
FABRIC CONTROL PROTOCOL WITH					
CONGESTION CONTROL FOR DATA CENTER   NETWORKS   NETWORKS   COMPUTER   NETWORKS   NETWO					
NETWORKS   RELIABLE FABRIC CONTROL PROTOCOL   17303887   06/09/2021   -   -   -		17303901	06/10/2021	-	-
RELIABLE FABRIC CONTROL PROTOCOL   17303887   06/09/2021   -   -   -     -	CONGESTION CONTROL FOR DATA CENTER				
EXTENSIONS FOR DATA CENTER NETWORKS   WITH UNSOLICITED PACKET SPRAYING OVER MULTIPLE ALTERNATE DATA PATHS					
WITH UNSOLICITED PACKET SPRAYING OVER   MULTIPLE ALTERNATE DATA PATHS	RELIABLE FABRIC CONTROL PROTOCOL	17303887	06/09/2021	-	-
MULTIPLE ALTERNATE DATA PATHS	EXTENSIONS FOR DATA CENTER NETWORKS				
SCALED-OUT TRANSPORT AS CONNECTION   17248828   02/09/2021   -   -   -	WITH UNSOLICITED PACKET SPRAYING OVER				
PROXY FOR DEVICE-TO-DEVICE	MULTIPLE ALTERNATE DATA PATHS				
COMMUNICATIONS	SCALED-OUT TRANSPORT AS CONNECTION	17248828	02/09/2021	-	-
EFFICIENT PACKET QUEUEING FOR COMPUTER NETWORKS   16947754   08/14/2020   -   -   -	PROXY FOR DEVICE-TO-DEVICE				
COMPUTER NETWORKS  EMBEDDED NETWORK PACKET DATA FOR USE OF ALTERNATIVE PATHS WITHIN A GROUP OF NETWORK DEVICES  FABRIC CONTROL PROTOCOL FOR DATA CENTER NETWORKS WITH PACKET SPRAYING OVER MULTIPLE ALTERNATE DATA PATHS  FINITE AUTOMATA GLOBAL COUNTER IN A DATA FLOW GRAPH-DRIVEN ANALYTICS PLATFORM HAVING ANALYTICS HARDWARE ACCELERATORS  DEFAULT ARC FOR COMPRESSION OF DETERMINISTIC FINITE AUTOMATA (DFA) DATA FLOW GRAPHS WITHIN A DATA FLOW GRAPH-DRIVEN ANALYTICS PLATFORM HAVING ANALYTICS PLATFORM HAVING ANALYTICS PLATFORM HAVING ANALYTICS PLATFORM HAVING ANALYTICS HARDWARE ACCELERATORS  CONGESTION CONTROL IN AN ON-CHIP NETWORK  RAPIDLY ESTABLISHING A CHAIN OF TRUST IN A COMPUTING SYSTEM IC ROUTING FOR SILICON CIRCUITS WITH IG ROUTING FOR SILICON CIRCUITS WITH IG ROUTING FOR SILICON CIRCUITS WITH IG ROUTING SCALABLE AND CONCURRENT FILE SYSTEMS  POYNAMICALLY CHANGING CONFIGURATION OF DATA PROCESSING UNIT WHEN CONNECTED TO STORAGE DEVICE OR COMPUTING DEVICE  LOW LATENCY PACKET SWITCH  16808026  04/30/2020        -	COMMUNICATIONS				
COMPUTER NETWORKS  EMBEDDED NETWORK PACKET DATA FOR USE OF ALTERNATIVE PATHS WITHIN A GROUP OF NETWORK DEVICES  FABRIC CONTROL PROTOCOL FOR DATA CENTER NETWORKS WITH PACKET SPRAYING OVER MULTIPLE ALTERNATE DATA PATHS  FINITE AUTOMATA GLOBAL COUNTER IN A DATA FLOW GRAPH-DRIVEN ANALYTICS PLATFORM HAVING ANALYTICS HARDWARE ACCELERATORS  DEFAULT ARC FOR COMPRESSION OF DETERMINISTIC FINITE AUTOMATA (DFA) DATA FLOW GRAPHS WITHIN A DATA FLOW GRAPH-DRIVEN ANALYTICS PLATFORM HAVING ANALYTICS PLATFORM HAVING ANALYTICS PLATFORM HAVING ANALYTICS PLATFORM HAVING ANALYTICS HARDWARE ACCELERATORS  CONGESTION CONTROL IN AN ON-CHIP NETWORK  RAPIDLY ESTABLISHING A CHAIN OF TRUST IN A COMPUTING SYSTEM IC ROUTING FOR SILICON CIRCUITS WITH IG ROUTING FOR SILICON CIRCUITS WITH IG ROUTING FOR SILICON CIRCUITS WITH IG ROUTING SCALABLE AND CONCURRENT FILE SYSTEMS  POYNAMICALLY CHANGING CONFIGURATION OF DATA PROCESSING UNIT WHEN CONNECTED TO STORAGE DEVICE OR COMPUTING DEVICE  LOW LATENCY PACKET SWITCH  16808026  04/30/2020        -	EFFICIENT PACKET QUEUEING FOR	16947754	08/14/2020	-	-
USE OF ALTERNATIVE PATHS WITHIN A GROUP OF NETWORK DEVICES FABRIC CONTROL PROTOCOL FOR DATA CENTER NETWORKS WITH PACKET SPRAYING OVER MULTIPLE ALTERNATE DATA PATHS FINITE AUTOMATA GLOBAL COUNTER IN A DATA FLOW GRAPH-DRIVEN ANALYTICS PLATFORM HAVING ANALYTICS HARDWARE ACCELERATORS  DEFAULT ARC FOR COMPRESSION OF DETERMINISTIC FINITE AUTOMATA (DFA) DATA FLOW GRAPHS WITHIN A DATA FLOW GRAPH-DRIVEN ANALYTICS PLATFORM HAVING ANALYTICS HARDWARE ACCELERATORS  CONGESTION CONTROL IN AN ON-CHIP NETWORK RAPIDLY ESTABLISHING A CHAIN OF TRUST IN A COMPUTING SYSTEM IC ROUTING FOR SILICON CIRCUITS WITH SMALLER GEOMETRIES PROVIDING SCALABLE AND CONCURRENT FILE SYSTEMS  DYNAMICALLY CHANGING CONFIGURATION OF DATA PROCESSING UNIT WHEN CONNECTED TO STORAGE DEVICE OR COMPUTING DEVICE  LOW LATENCY PACKET SWITCH  16808026  101/28/2020					
USE OF ALTERNATIVE PATHS WITHIN A GROUP OF NETWORK DEVICES FABRIC CONTROL PROTOCOL FOR DATA CENTER NETWORKS WITH PACKET SPRAYING OVER MULTIPLE ALTERNATE DATA PATHS FINITE AUTOMATA GLOBAL COUNTER IN A DATA FLOW GRAPH-DRIVEN ANALYTICS PLATFORM HAVING ANALYTICS HARDWARE ACCELERATORS  DEFAULT ARC FOR COMPRESSION OF DETERMINISTIC FINITE AUTOMATA (DFA) DATA FLOW GRAPHS WITHIN A DATA FLOW GRAPH-DRIVEN ANALYTICS PLATFORM HAVING ANALYTICS HARDWARE ACCELERATORS  CONGESTION CONTROL IN AN ON-CHIP NETWORK RAPIDLY ESTABLISHING A CHAIN OF TRUST IN A COMPUTING SYSTEM IC ROUTING FOR SILICON CIRCUITS WITH SMALLER GEOMETRIES PROVIDING SCALABLE AND CONCURRENT FILE SYSTEMS  DYNAMICALLY CHANGING CONFIGURATION OF DATA PROCESSING UNIT WHEN CONNECTED TO STORAGE DEVICE OR COMPUTING DEVICE  LOW LATENCY PACKET SWITCH  16808026  101/28/2020	EMBEDDED NETWORK PACKET DATA FOR	16863730	04/30/2020	-	-
FABRIC CONTROL PROTOCOL FOR DATA CENTER NETWORKS WITH PACKET SPRAYING OVER MULTIPLE ALTERNATE DATA PATHS FINITE AUTOMATA GLOBAL COUNTER IN A DATA FLOW GRAPH-DRIVEN ANALYTICS PLATFORM HAVING ANALYTICS HARDWARE ACCELERATORS DEFAULT ARC FOR COMPRESSION OF DETERMINISTIC FINITE AUTOMATA (DFA) DATA FLOW GRAPHS WITHIN A DATA FLOW GRAPH-DRIVEN ANALYTICS PLATFORM HAVING ANALYTICS PLATFORM HAVING ANALYTICS HARDWARE ACCELERATORS CONGESTION CONTROL IN AN ON-CHIP NETWORK RAPIDLY ESTABLISHING A CHAIN OF TRUST IN A COMPUTING SYSTEM IC ROUTING FOR SILICON CIRCUITS WITH SMALLER GEOMETRIES PROVIDING SCALABLE AND CONCURRENT FILE SYSTEMS DYNAMICALLY CHANGING CONFIGURATION OF DATA PROCESSING UNIT WHEN CONNECTED TO STORAGE DEVICE OR COMPUTING DEVICE LOW LATENCY PACKET SWITCH  16808026  16774941 01/28/2020					
FABRIC CONTROL PROTOCOL FOR DATA CENTER NETWORKS WITH PACKET SPRAYING OVER MULTIPLE ALTERNATE DATA PATHS FINITE AUTOMATA GLOBAL COUNTER IN A DATA FLOW GRAPH-DRIVEN ANALYTICS PLATFORM HAVING ANALYTICS HARDWARE ACCELERATORS DEFAULT ARC FOR COMPRESSION OF DETERMINISTIC FINITE AUTOMATA (DFA) DATA FLOW GRAPHS WITHIN A DATA FLOW GRAPH-DRIVEN ANALYTICS PLATFORM HAVING ANALYTICS PLATFORM HAVING ANALYTICS HARDWARE ACCELERATORS CONGESTION CONTROL IN AN ON-CHIP NETWORK RAPIDLY ESTABLISHING A CHAIN OF TRUST IN A COMPUTING SYSTEM IC ROUTING FOR SILICON CIRCUITS WITH SMALLER GEOMETRIES PROVIDING SCALABLE AND CONCURRENT FILE SYSTEMS DYNAMICALLY CHANGING CONFIGURATION OF DATA PROCESSING UNIT WHEN CONNECTED TO STORAGE DEVICE OR COMPUTING DEVICE LOW LATENCY PACKET SWITCH  16808026  16774941 01/28/2020	GROUP OF NETWORK DEVICES				
CENTER NETWORKS WITH PACKET SPRAYING OVER MULTIPLE ALTERNATE DATA PATHS  FINITE AUTOMATA GLOBAL COUNTER IN A DATA FLOW GRAPH-DRIVEN ANALYTICS PLATFORM HAVING ANALYTICS HARDWARE ACCELERATORS  DEFAULT ARC FOR COMPRESSION OF DETERMINISTIC FINITE AUTOMATA (DFA) DATA FLOW GRAPHS WITHIN A DATA FLOW GRAPH-DRIVEN ANALYTICS PLATFORM HAVING ANALYTICS HARDWARE ACCELERATORS  CONGESTION CONTROL IN AN ON-CHIP NETWORK  RAPIDLY ESTABLISHING A CHAIN OF TRUST IN A COMPUTING SYSTEM  IC ROUTING FOR SILICON CIRCUITS WITH SMALLER GEOMETRIES PROVIDING SCALABLE AND CONCURRENT FILE SYSTEMS  DYNAMICALLY CHANGING CONFIGURATION OF DATA PROCESSING UNIT WHEN CONNECTED TO STORAGE DEVICE OR COMPUTING DEVICE  LOW LATENCY PACKET SWITCH  16808026  103/20/2020		16774941	01/28/2020	-	_
SPRAYING OVER MULTIPLE ALTERNATE DATA PATHS  FINITE AUTOMATA GLOBAL COUNTER IN A DATA FLOW GRAPH-DRIVEN ANALYTICS PLATFORM HAVING ANALYTICS HARDWARE ACCELERATORS  DEFAULT ARC FOR COMPRESSION OF DETERMINISTIC FINITE AUTOMATA (DFA) DATA FLOW GRAPHS WITHIN A DATA FLOW GRAPH-DRIVEN ANALYTICS PLATFORM HAVING ANALYTICS HARDWARE ACCELERATORS  CONGESTION CONTROL IN AN ON-CHIP NETWORK  RAPIDLY ESTABLISHING A CHAIN OF TRUST IN A COMPUTING SYSTEM IC ROUTING FOR SILICON CIRCUITS WITH SMALLER GEOMETRIES PROVIDING SCALABLE AND CONCURRENT FILE SYSTEMS  DYNAMICALLY CHANGING CONFIGURATION OF DATA PROCESSING UNIT WHEN CONNECTED TO STORAGE DEVICE OR COMPUTING DEVICE  LOW LATENCY PACKET SWITCH  16808026  103/20/2020					
DATA PATHS  FINITE AUTOMATA GLOBAL COUNTER IN A DATA FLOW GRAPH-DRIVEN ANALYTICS PLATFORM HAVING ANALYTICS HARDWARE ACCELERATORS  DEFAULT ARC FOR COMPRESSION OF DETERMINISTIC FINITE AUTOMATA (DFA) DATA FLOW GRAPHS WITHIN A DATA FLOW GRAPH-DRIVEN ANALYTICS PLATFORM HAVING ANALYTICS HARDWARE ACCELERATORS  CONGESTION CONTROL IN AN ON-CHIP NETWORK RAPIDLY ESTABLISHING A CHAIN OF TRUST IN A COMPUTING SYSTEM IC ROUTING FOR SILICON CIRCUITS WITH SMALLER GEOMETRIES  PROVIDING SCALABLE AND CONCURRENT FILE SYSTEMS  DYNAMICALLY CHANGING CONFIGURATION OF DATA PROCESSING UNIT WHEN COMPUTING DEVICE LOW LATENCY PACKET SWITCH  16808026  03/20/2020					
FINITE AUTOMATA GLOBAL COUNTER IN A DATA FLOW GRAPH-DRIVEN ANALYTICS PLATFORM HAVING ANALYTICS HARDWARE ACCELERATORS DEFAULT ARC FOR COMPRESSION OF DETERMINISTIC FINITE AUTOMATA (DFA) DATA FLOW GRAPHS WITHIN A DATA FLOW GRAPH-DRIVEN ANALYTICS PLATFORM HAVING ANALYTICS HARDWARE ACCELERATORS CONGESTION CONTROL IN AN ON-CHIP NETWORK RAPIDLY ESTABLISHING A CHAIN OF TRUST IN A COMPUTING SYSTEM IC ROUTING FOR SILICON CIRCUITS WITH SMALLER GEOMETRIES PROVIDING SCALABLE AND CONCURRENT FILE SYSTEMS DYNAMICALLY CHANGING CONFIGURATION OF DATA PROCESSING UNIT WHEN CONMECTED TO STORAGE DEVICE OR COMPUTING DEVICE LOW LATENCY PACKET SWITCH  16808026  103/20/2020					
DATA FLOW GRAPH-DRIVEN ANALYTICS PLATFORM HAVING ANALYTICS HARDWARE ACCELERATORS  DEFAULT ARC FOR COMPRESSION OF DETERMINISTIC FINITE AUTOMATA (DFA) DATA FLOW GRAPHS WITHIN A DATA FLOW GRAPH-DRIVEN ANALYTICS PLATFORM HAVING ANALYTICS HARDWARE ACCELERATORS  CONGESTION CONTROL IN AN ON-CHIP NETWORK RAPIDLY ESTABLISHING A CHAIN OF TRUST IN A COMPUTING SYSTEM  IC ROUTING FOR SILICON CIRCUITS WITH SMALLER GEOMETRIES PROVIDING SCALABLE AND CONCURRENT FILE SYSTEMS  DYNAMICALLY CHANGING CONFIGURATION OF DATA PROCESSING UNIT WHEN CONNECTED TO STORAGE DEVICE OR COMPUTING DEVICE  LOW LATENCY PACKET SWITCH  16808026  1097/2020		16825714	03/20/2020	_	_
PLATFORM HAVING ANALYTICS HARDWARE ACCELERATORS  DEFAULT ARC FOR COMPRESSION OF DETERMINISTIC FINITE AUTOMATA (DFA) DATA FLOW GRAPHS WITHIN A DATA FLOW GRAPH-DRIVEN ANALYTICS PLATFORM HAVING ANALYTICS HARDWARE ACCELERATORS  CONGESTION CONTROL IN AN ON-CHIP NETWORK  RAPIDLY ESTABLISHING A CHAIN OF TRUST IN A COMPUTING SYSTEM  IC ROUTING FOR SILICON CIRCUITS WITH SMALLER GEOMETRIES PROVIDING SCALABLE AND CONCURRENT FILE SYSTEMS  DYNAMICALLY CHANGING CONFIGURATION OF DATA PROCESSING UNIT WHEN CONNECTED TO STORAGE DEVICE OR COMPUTING DEVICE  LOW LATENCY PACKET SWITCH  16828778  03/24/2020					
ACCELERATORS  DEFAULT ARC FOR COMPRESSION OF DETERMINISTIC FINITE AUTOMATA (DFA) DATA FLOW GRAPHS WITHIN A DATA FLOW GRAPH-DRIVEN ANALYTICS PLATFORM HAVING ANALYTICS HARDWARE ACCELERATORS  CONGESTION CONTROL IN AN ON-CHIP NETWORK  RAPIDLY ESTABLISHING A CHAIN OF TRUST IN A COMPUTING SYSTEM IC ROUTING FOR SILICON CIRCUITS WITH SMALLER GEOMETRIES PROVIDING SCALABLE AND CONCURRENT FILE SYSTEMS  DYNAMICALLY CHANGING CONFIGURATION OF DATA PROCESSING UNIT WHEN CONNECTED TO STORAGE DEVICE OR COMPUTING DEVICE  LOW LATENCY PACKET SWITCH  16825664  03/20/2020					
DEFAULT ARC FOR COMPRESSION OF DETERMINISTIC FINITE AUTOMATA (DFA) DATA FLOW GRAPHS WITHIN A DATA FLOW GRAPH-DRIVEN ANALYTICS PLATFORM HAVING ANALYTICS HARDWARE ACCELERATORS  CONGESTION CONTROL IN AN ON-CHIP NETWORK RAPIDLY ESTABLISHING A CHAIN OF TRUST IN A COMPUTING SYSTEM IC ROUTING FOR SILICON CIRCUITS WITH SMALLER GEOMETRIES PROVIDING SCALABLE AND CONCURRENT FILE SYSTEMS  DYNAMICALLY CHANGING CONFIGURATION OF DATA PROCESSING UNIT WHEN CONNECTED TO STORAGE DEVICE OR COMPUTING DEVICE  LOW LATENCY PACKET SWITCH  16828678  03/24/2020					
DETERMINISTIC FINITE AUTOMATA (DFA) DATA FLOW GRAPHS WITHIN A DATA FLOW GRAPH-DRIVEN ANALYTICS PLATFORM HAVING ANALYTICS HARDWARE ACCELERATORS  CONGESTION CONTROL IN AN ON-CHIP NETWORK RAPIDLY ESTABLISHING A CHAIN OF TRUST IN A COMPUTING SYSTEM IC ROUTING FOR SILICON CIRCUITS WITH SMALLER GEOMETRIES PROVIDING SCALABLE AND CONCURRENT FILE SYSTEMS  DYNAMICALLY CHANGING CONFIGURATION OF DATA PROCESSING UNIT WHEN CONNECTED TO STORAGE DEVICE OR COMPUTING DEVICE  LOW LATENCY PACKET SWITCH  16808026  03/03/2020		16825664	03/20/2020	_	_
DATA FLOW GRAPHS WITHIN A DATA FLOW GRAPH-DRIVEN ANALYTICS PLATFORM HAVING ANALYTICS HARDWARE ACCELERATORS  CONGESTION CONTROL IN AN ON-CHIP NETWORK  RAPIDLY ESTABLISHING A CHAIN OF TRUST IN A COMPUTING SYSTEM  IC ROUTING FOR SILICON CIRCUITS WITH SMALLER GEOMETRIES PROVIDING SCALABLE AND CONCURRENT FILE SYSTEMS  DYNAMICALLY CHANGING CONFIGURATION OF DATA PROCESSING UNIT WHEN CONNECTED TO STORAGE DEVICE OR COMPUTING DEVICE  LOW LATENCY PACKET SWITCH  I 6888026  03/03/2020					
GRAPH-DRIVEN ANALYTICS PLATFORM HAVING ANALYTICS HARDWARE ACCELERATORS  CONGESTION CONTROL IN AN ON-CHIP NETWORK  RAPIDLY ESTABLISHING A CHAIN OF TRUST IN A COMPUTING SYSTEM  IC ROUTING FOR SILICON CIRCUITS WITH SMALLER GEOMETRIES PROVIDING SCALABLE AND CONCURRENT FILE SYSTEMS  DYNAMICALLY CHANGING CONFIGURATION OF DATA PROCESSING UNIT WHEN CONNECTED TO STORAGE DEVICE OR COMPUTING DEVICE  LOW LATENCY PACKET SWITCH  I6828778  03/24/2020					
HAVING ANALYTICS HARDWARE ACCELERATORS  CONGESTION CONTROL IN AN ON-CHIP NETWORK RAPIDLY ESTABLISHING A CHAIN OF TRUST IN A COMPUTING SYSTEM IC ROUTING FOR SILICON CIRCUITS WITH SMALLER GEOMETRIES PROVIDING SCALABLE AND CONCURRENT FILE SYSTEMS  DYNAMICALLY CHANGING CONFIGURATION OF DATA PROCESSING UNIT WHEN CONNECTED TO STORAGE DEVICE OR COMPUTING DEVICE  LOW LATENCY PACKET SWITCH  16828778 16828778 03/24/2020					
ACCELERATORS  CONGESTION CONTROL IN AN ON-CHIP NETWORK  RAPIDLY ESTABLISHING A CHAIN OF TRUST IN A COMPUTING SYSTEM  IC ROUTING FOR SILICON CIRCUITS WITH SMALLER GEOMETRIES PROVIDING SCALABLE AND CONCURRENT FILE SYSTEMS  DYNAMICALLY CHANGING CONFIGURATION OF DATA PROCESSING UNIT WHEN CONNECTED TO STORAGE DEVICE OR COMPUTING DEVICE  LOW LATENCY PACKET SWITCH  16828778 16828778 03/24/2020					
CONGESTION CONTROL IN AN ON-CHIP NETWORK         16828778         03/24/2020         -         -         -           RAPIDLY ESTABLISHING A CHAIN OF TRUST IN A COMPUTING SYSTEM         16556439         08/30/2019         -         -         -           IC ROUTING FOR SILICON CIRCUITS WITH SMALLER GEOMETRIES         16810624         03/05/2020         10977410         04/13/2021           PROVIDING SCALABLE AND CONCURRENT FILE SYSTEMS         16813353         03/09/2020         -         -         -           DYNAMICALLY CHANGING CONFIGURATION OF DATA PROCESSING UNIT WHEN CONNECTED TO STORAGE DEVICE OR COMPUTING DEVICE         16808026         03/03/2020         -         -         -           LOW LATENCY PACKET SWITCH         16808026         03/03/2020         -         -         -					
NETWORK RAPIDLY ESTABLISHING A CHAIN OF TRUST IN A COMPUTING SYSTEM IC ROUTING FOR SILICON CIRCUITS WITH SMALLER GEOMETRIES PROVIDING SCALABLE AND CONCURRENT FILE SYSTEMS DYNAMICALLY CHANGING CONFIGURATION OF DATA PROCESSING UNIT WHEN CONNECTED TO STORAGE DEVICE OR COMPUTING DEVICE LOW LATENCY PACKET SWITCH  16556439 08/30/2019 - 16810624 03/05/2020 10977410 04/13/2021 04/13/2021 04/13/2021 04/13/2021 04/13/2021 04/13/2021 04/13/2021 04/13/2021 04/13/2021 04/13/2021 04/13/2021 04/13/2021 04/13/2021 04/13/2021 04/13/2021 04/13/2021 04/13/2021	CONGESTION CONTROL IN AN ON-CHIP	16828778	03/24/2020	-	-
RAPIDLY ESTABLISHING A CHAIN OF TRUST   16556439   08/30/2019   -   -   -       IN A COMPUTING SYSTEM   16810624   03/05/2020   10977410   04/13/2021     SMALLER GEOMETRIES   PROVIDING SCALABLE AND CONCURRENT   16813353   03/09/2020   -   -       FILE SYSTEMS   DYNAMICALLY CHANGING CONFIGURATION   16560948   09/04/2019   -   -       OF DATA PROCESSING UNIT WHEN   CONNECTED TO STORAGE DEVICE OR   COMPUTING DEVICE   LOW LATENCY PACKET SWITCH   16808026   03/03/2020   -   -					
IN A COMPUTING SYSTEM  IC ROUTING FOR SILICON CIRCUITS WITH SMALLER GEOMETRIES  PROVIDING SCALABLE AND CONCURRENT FILE SYSTEMS  DYNAMICALLY CHANGING CONFIGURATION OF DATA PROCESSING UNIT WHEN CONNECTED TO STORAGE DEVICE OR COMPUTING DEVICE  LOW LATENCY PACKET SWITCH  16810624  03/05/2020 10977410 04/13/2021  16813353 03/09/2020		16556439	08/30/2019	-	_
IC ROUTING FOR SILICON CIRCUITS WITH SMALLER GEOMETRIES PROVIDING SCALABLE AND CONCURRENT FILE SYSTEMS  DYNAMICALLY CHANGING CONFIGURATION OF DATA PROCESSING UNIT WHEN CONNECTED TO STORAGE DEVICE OR COMPUTING DEVICE  LOW LATENCY PACKET SWITCH  16810624 03/05/2020 10977410 04/13/2021					
SMALLER GEOMETRIES PROVIDING SCALABLE AND CONCURRENT FILE SYSTEMS  DYNAMICALLY CHANGING CONFIGURATION OF DATA PROCESSING UNIT WHEN CONNECTED TO STORAGE DEVICE OR COMPUTING DEVICE  LOW LATENCY PACKET SWITCH  16808026  03/03/2020		16810624	03/05/2020	10977410	04/13/2021
PROVIDING SCALABLE AND CONCURRENT FILE SYSTEMS  DYNAMICALLY CHANGING CONFIGURATION OF DATA PROCESSING UNIT WHEN CONNECTED TO STORAGE DEVICE OR COMPUTING DEVICE LOW LATENCY PACKET SWITCH  16813353 03/09/2020					,,
FILE SYSTEMS  DYNAMICALLY CHANGING CONFIGURATION OF DATA PROCESSING UNIT WHEN CONNECTED TO STORAGE DEVICE OR COMPUTING DEVICE  LOW LATENCY PACKET SWITCH  16808026  09/04/2019		16813353	03/09/2020	_	_
DYNAMICALLY CHANGING CONFIGURATION OF DATA PROCESSING UNIT WHEN CONNECTED TO STORAGE DEVICE OR COMPUTING DEVICE LOW LATENCY PACKET SWITCH 16808026 09/04/2019					
OF DATA PROCESSING UNIT WHEN CONNECTED TO STORAGE DEVICE OR COMPUTING DEVICE LOW LATENCY PACKET SWITCH 16808026 03/03/2020 -		16560948	09/04/2019	_	_
CONNECTED TO STORAGE DEVICE OR COMPUTING DEVICE  LOW LATENCY PACKET SWITCH  16808026  03/03/2020		10200710	03,01,2019		
COMPUTING DEVICE  LOW LATENCY PACKET SWITCH  16808026  03/03/2020					
LOW LATENCY PACKET SWITCH 16808026 03/03/2020					
		16808026	03/03/2020	_	_
	ARCHITECTURE	10000020	05,05,2020		

259396512 v5

Title	Application No.	Filing Date	Patent No.	Issue Date
CONTEXT VALUE RETRIEVAL PRIOR TO OR PARALLEL WITH EXPANSION OF PREVIOUS SYMBOL FOR CONTEXT-DECODING IN RANGE DECODER	16440689	06/13/2019	-	-
TIMER MANAGEMENT FOR NETWORK DEVICES	16569360	09/12/2019	11038807	06/15/2021
QUERY PROCESSING USING DATA PROCESSING UNITS HAVING DFA/NFA HARDWARE ACCELERATORS	16584467	09/26/2019	-	-
DATA INGESTION AND STORAGE BY DATA PROCESSING UNIT HAVING STREAM-PROCESSING HARDWARE ACCELERATORS	16584390	09/26/2019	-	-
DATA FLOW GRAPH-DRIVEN ANALYTICS PLATFORM USING DATA PROCESSING UNITS HAVING HARDWARE ACCELERATORS	16584293	09/26/2019	-	-
DATA PROCESSING UNIT WITH KEY VALUE STORE	16504112	07/05/2019	-	-
REMOVABLE I/O EXPANSION DEVICE FOR DATA CENTER STORAGE RACK	16546185	08/20/2019	-	-
DIRECTED GRAPH TRAVERSAL USING CONTENT-ADDRESSABLE MEMORY	16434983	06/07/2019	-	-
EARLY ACKNOWLEDGMENT FOR WRITE OPERATIONS	16434898	06/07/2019	11025445	06/01/2021
FLEXIBLE PROCESSING OF NETWORK PACKETS	16352492	03/13/2019	11038993	06/15/2021
RELIABLE COMMUNICATIONS USING A POINT TO POINT PROTOCOL	16295902	03/07/2019	10798223	10/06/2020
FLEXIBLE RELIABILITY CODING FOR STORAGE ON A NETWORK	16265606	02/01/2019	10990478	04/27/2021
DATA PROCESSING UNIT HAVING HARDWARE-BASED PARALLEL VARIABLE- LENGTH CODEWORD DECODING	16249658	01/16/2019	10862513	12/08/2020
DURABLE BLOCK STORAGE IN DATA CENTER ACCESS NODES WITH INLINE ERASURE CODING	16215178	12/10/2018	10949303	03/16/2021
NETWORK ACCESS NODE VIRTUAL FABRICS CONFIGURED DYNAMICALLY OVER AN UNDERLAY NETWORK	16147099	09/28/2018	10904367	01/26/2021
SERVICE CHAINING HARDWARE ACCELERATORS WITHIN A DATA STREAM PROCESSING INTEGRATED CIRCUIT	16198607	11/21/2018	10929175	02/23/2021
STATIC DICTIONARY-BASED COMPRESSION HARDWARE PIPELINE FOR DATA COMPRESSION ACCELERATOR OF A DATA PROCESSING UNIT	16200484	11/26/2018	-	-
WORK UNIT STACK DATA STRUCTURES IN MULTIPLE CORE PROCESSOR SYSTEM FOR STREAM DATA PROCESSING	16197179	11/20/2018	10841245	11/17/2020
MERGING TECHNIQUES IN DATA COMPRESSION ACCELERATOR OF A DATA PROCESSING UNIT	16195644	11/19/2018	10812630	10/20/2020

259396512 v5

	Application			
Title	No.	Filing Date	Patent No.	Issue Date
DATA STRIPING FOR MATCHING TECHNIQUES IN DATA COMPRESSION ACCELERATOR OF A DATA PROCESSING UNIT	16195617	11/19/2018	10727865	07/28/2020
MATCHING TECHNIQUES IN DATA COMPRESSION ACCELERATOR OF A DATA PROCESSING UNIT	16195564	11/19/2018	10997123	05/04/2021
DATA PROCESSING UNIT HAVING HARDWARE-BASED RANGE ENCODING AND DECODING	16178373	11/01/2018	10922026	02/16/2021
DATA PROCESSING UNIT HAVING HARDWARE-BASED RANGE ENCODING AND DECODING	16178341	11/01/2018	10511324	12/17/2019
DATA PROCESSING UNIT HAVING HARDWARE-BASED RANGE ENCODING AND DECODING	16711715	12/12/2019	10771090	09/08/2020
JPEG ACCELERATOR USING LAST-NON-ZERO (LNZ) SYNTAX ELEMENT	16179558	11/02/2018	10931958	02/23/2021
MEMORY LAYOUT FOR JPEG ACCELERATOR	16179496	11/02/2018	10848775	11/24/2020
RESILIENT NETWORK COMMUNICATION USING SELECTIVE MULTIPATH PACKET FLOW SPRAYING	16147134	09/28/2018	10965586	03/30/2021
FABRIC CONTROL PROTOCOL FOR DATA CENTER NETWORKS WITH PACKET SPRAYING OVER MULTIPLE ALTERNATE DATA PATHS	16147070	09/28/2018	-	1
INLINE RELIABILITY CODING FOR STORAGE ON A NETWORK	16169736	10/24/2018	10761931	09/01/2020
DATA PROCESSING UNIT FOR COMPUTE NODES AND STORAGE NODES	16031921	07/10/2018	-	-
PARALLEL CODING OF SYNTAX ELEMENTS FOR JPEG ACCELERATOR	16179472	11/02/2018	10827191	11/03/2020
WORK ALLOCATION FOR JPEG ACCELERATOR	16179529	11/02/2018	10827192	11/03/2020
REALIZATION OF A PROGRAMMABLE FORWARDING PIPELINE THROUGH PACKET HEADER SUMMARIES IN A DATA PROCESSING UNIT	16160609	10/15/2018	10958770	03/23/2021
MULTIMODE CRYPTOGRAPHIC PROCESSOR	16157265	10/11/2018	10951393	03/16/2021
DATA PROCESSING UNIT FOR STREAM PROCESSING	16031945	07/10/2018	10725825	07/28/2020
DETERMININSTIC FINITE AUTOMATA NODE CONSTRUCTION AND MEMORY MAPPING FOR REGULAR EXPRESSION ACCELERATOR	16035457	07/13/2018	10983721	04/20/2021
INCREMENTAL COMPILATION OF FINITE AUTOMATA FOR A REGULAR EXPRESSION ACCELERATOR	16035444	07/13/2018	10635419	04/28/2020
ARC CACHING FOR DETERMININSTIC FINITE AUTOMATA OF REGULAR EXPRESSION ACCELERATOR	16035416	07/13/2018	10645187	05/05/2020
INSTRUCTION-BASED NON-DETERMINISTIC FINITE STATE AUTOMATA ACCELERATOR	16035478	07/13/2018	10656949	05/19/2020

259396512 v5

Title	Application	Filing Data	Datant No.	Issue Date
Access Node Integrated Circuit for Data Centers which Includes a Networking Unit, a Plurality of Host Units, Processing Clusters, a Data Network Fabric, and a Control Network Fabric	No. 16031676	Filing Date 07/10/2018	Patent No. 10659254	<b>Issue Date</b> 05/19/2020
NON-BLOCKING ANY-TO-ANY DATA CENTER NETWORK WITH PACKET SPRAYING OVER MULTIPLE ALTERNATE DATA PATHS	15939227	03/28/2018	10686729	06/16/2020
RELAY CONSISTENT MEMORY MANAGEMENT IN A MULTIPLE PROCESSOR SYSTEM	15949892	04/10/2018	10565112	02/18/2020
EFFICIENT WORK UNIT PROCESSING IN A MULTICORE SYSTEM	15949692	04/10/2018	10540288	01/21/2020
NON-BLOCKING ANY-TO-ANY DATA CENTER NETWORK HAVING MULTIPLEXED PACKET SPRAYING WITHIN ACCESS NODE GROUPS	15939041	03/28/2018	10637685	04/28/2020
DATA CENTER NETWORK HAVING OPTICAL PERMUTORS	16579520	09/23/2019	10986425	04/20/2021
NON-BLOCKING, FULL-MESH DATA CENTER NETWORK HAVING OPTICAL PERMUTORS	15938767	03/28/2018	10425707	09/24/2019
BUFFER ALLOCATION AND MEMORY MANAGEMENT USING MAPPING TABLE	15347547	11/09/2016	10209900	02/19/2019
BUFFER ALLOCATION AND MEMORY MANAGEMENT	15269457	09/19/2016	10303375	05/28/2019
EFFICIENT WORK UNIT PROCESSING IN A MULTICORE SYSTEM	16746344	01/17/2020	11048634	06/29/2021
INSTRUCTION-BASED NON-DETERMINISTIC FINITE STATE AUTOMATA ACCELERATOR	16877102	05/18/2020	11010167	05/18/2021
DATA CENTER NETWORK HAVING OPTICAL PERMUTORS	17301842	-	-	-
FABRIC CONTROL PROTOCOL FOR DATA CENTER NETWORKS WITH PACKET SPRAYING OVER MULTIPLE ALTERNATE DATA PATHS	17454731	-	-	-
RELAY CONSISTENT MEMORY MANAGEMENT IN A MULTIPLE PROCESSOR SYSTEM	16791957	-	-	•
EFFICIENT WORK UNIT PROCESSING IN A MULTICORE SYSTEM	17360619	-	-	-
HISTORY-BASED COMPRESSION PIPELINE FOR DATA COMPRESSION ACCELERATOR OF A DATA PROCESSING UNIT	16195209	-	-	-
DATA PROCESSING UNIT FOR STREAM PROCESSING	16939617	-	-	-
RELIABILITY CODING WITH REDUCED NETWORK TRAFFIC	17302173	-	-	-
FABRIC CONTROL PROTOCOL FOR LARGE- SCALE MULTI-STAGE DATA CENTER NETWORKS	17304654	-	-	-
PROVISIONING OF PHYSICAL SERVERS THROUGH HARDWARE COMPOSITION	17463210		-	-
EARLY ACKNOWLEDGMENT FOR WRITE OPERATIONS	17333401	05/28/2021		

	Application			
Title	No.	Filing Date	Patent No.	Issue Date
MULTIMODE CRYPTOGRAPHIC PROCESSOR	17249823	03/15/2021	-	-
RESILIENT NETWORK COMMUNICATION	17301185	03/29/2021	-	-
USING SELECTIVE MULTIPATH PACKET FLOW				
SPRAYING				
NETWORK ACCESS NODE VIRTUAL FABRICS	17248354	01/21/2021	-	-
CONFIGURED DYNAMICALLY OVER AN				
UNDERLAY NETWORK				
PIPELINE USING MATCH-ACTION BLOCKS	17061725	10/02/2020	-	-
RELIABLE COMMUNICATIONS USING A POINT	17063210	10/05/2020	-	-
TO POINT PROTOCOL				
RELIABILITY CODING FOR STORAGE ON A	17007687	08/31/2020	-	-
NETWORK				
DATA CENTER NETWORK WITH PACKET	16901991	06/15/2020	-	-
SPRAYING				
ACCESS NODE FOR DATA CENTERS	16877050	05/18/2020	-	-
DATA CENTER NETWORK WITH	16859765	04/27/2020	-	-
MULTIPLEXED COMMUNICATION OF DATA				
PACKETS ACROSS SERVERS				
HASHING TECHNIQUES IN DATA	16195290	11/19/2018	-	-
COMPRESSION ACCELERATOR OF A DATA				
PROCESSING UNIT				

259396512 v5

# EXHIBIT C

# **TRADEMARKS**

			Registration	Registration
Mark	Serial No.	Filing Date	No.	Date
BARE METAL DATA CENTER	90459084	01/11/2021	-	-
EPIC	90458966	01/11/2021	-	-
EPC	90458954	01/11/2021	-	-
FUNGIBLE COMPOSER	90191092	09/18/2020	6512920	10/05/2021
OPEN AI FABRIC	90818100	07/08/2021	-	-
AI FABRIC	90818084	07/08/2021	-	-
OPEN DATA FABRIC	90818066	07/08/2021	-	-
DATA FABRIC	90818042	07/08/2021	-	-
BMDC	90459089	01/11/2021	-	-
TRUEAGILITY	90458914	01/11/2021	-	-
FUNGIBLE	90132270	08/24/2020	-	-
FUNGIBLE DATA CENTER	90655430	04/19/2021	-	-
FUNGIBLE COMPOSER	90191115	09/18/2020	-	-
EDGE PUBLIC INFRASTRUCTURE CLOUD	90458956	01/11/2021	-	-
EDGE PUBLIC CLOUD	90458942	01/11/2021	-	-
FUNGIBLE BLOCK STORE	88830441	03/11/2020	-	-
FUNGIBLE OBJECT STORE	88830445	03/11/2020	-	-
FUNGIBLE FILE STORE	88848499	03/26/2020	-	-
FUNGIBLE OBJECT STORE	88848490	03/26/2020	-	-
FUNGIBLE BLOCK STORE	88848483	03/26/2020	-	-
ETHERFABRIC	88813074	02/27/2020	-	-
FUNGIBLE FILE STORE	88830449	03/11/2020	-	-
BARE METAL VIRTUALIZED DATA	88698104	11/19/2019	-	-
CENTERS				
BMVDC	88698109	11/19/2019	-	-
BM-VDC	88698105	11/19/2019	-	-
DPU-ENABLED TRUEFABRIC	88624804	09/20/2019	-	-
DYNAMICALLY COMPOSABLE DATA	88624800	09/20/2019	-	-
CENTER				
TRUEFABRIC	88624794	09/20/2019	6246661	01/12/2021
FUNGIBLE DPU	87728631	12/20/2017	6295571	03/16/2021
FUNGIBLE DATA PROCESSING UNIT	87728620	12/20/2017	6295570	03/16/2021
FUNGIBLE	87426380	04/26/2017	5857908	09/10/2019
FUNOS	87491250	06/15/2017	5852129	09/03/2019

259396512 v5

**RECORDED: 12/16/2021**