USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Assignments on the Web > Patent Query

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	049490/0001			Pages:	892
		Recorded:	11/29/2018
Conveyance:	SECURITY AGREEMENT

Total properties: 13706
Page 116 of 138
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138

Patent #:	9412371	Issue Dt:	08/09/2016	Application #:	14449592	Filing Dt:	08/01/2014
Publication #:	US20140343941	Pub Dt:	11/20/2014
Title:	VISUALIZATION INTERFACE OF CONTINUOUS WAVEFORM MULTI-SPEAKER IDENTIFICATION

Patent #:	9575822	Issue Dt:	02/21/2017	Application #:	14449666	Filing Dt:	08/01/2014
Publication #:	US20160034321	Pub Dt:	02/04/2016
Title:	TRACKING A RELATIVE ARRIVAL ORDER OF EVENTS BEING STORED IN MULTIPLE QUEUES USING A COUNTER USING MOST SIGNIFICANT BIT VALUES

Patent #:	9087720	Issue Dt:	07/21/2015	Application #:	14450535	Filing Dt:	08/04/2014
Title:	METHODS FOR FORMING FinFETs WITH REDUCED SERIES RESISTANCE

Patent #:	9343590	Issue Dt:	05/17/2016	Application #:	14450887	Filing Dt:	08/04/2014
Publication #:	US20160035906	Pub Dt:	02/04/2016
Title:	PLANAR SEMICONDUCTOR ESD DEVICE AND METHOD OF MAKING SAME

Patent #:	9190479	Issue Dt:	11/17/2015	Application #:	14451493	Filing Dt:	08/05/2014
Publication #:	US20150333051	Pub Dt:	11/19/2015
Title:	TRANSISTOR STRUCTURE HAVING AN ELECTRICAL CONTACT STRUCTURE WITH MULTIPLE METAL INTERCONNECT LEVELS STAGGERING ONE ANOTHER

Patent #:	9570564	Issue Dt:	02/14/2017	Application #:	14451716	Filing Dt:	08/05/2014
Publication #:	US20160043203	Pub Dt:	02/11/2016
Title:	SELF-ALIGNED EMITTER-BASE BIPOLAR JUNCTION TRANSISTOR WITH REDUCED BASE RESISTANCE AND BASE-COLLECTOR CAPACITANCE

Patent #:	9292532	Issue Dt:	03/22/2016	Application #:	14451778	Filing Dt:	08/05/2014
Publication #:	US20150067331	Pub Dt:	03/05/2015
Title:	REMOTE DATA STORAGE

Patent #:	9087808	Issue Dt:	07/21/2015	Application #:	14451836	Filing Dt:	08/05/2014
Publication #:	US20140339607	Pub Dt:	11/20/2014
Title:	FABRICATING POLYSILICON MOS DEVICES AND PASSIVE ESD DEVICES

Patent #:	10176996	Issue Dt:	01/08/2019	Application #:	14452606	Filing Dt:	08/06/2014
Publication #:	US20160042954	Pub Dt:	02/11/2016
Title:	REPLACEMENT METAL GATE AND FABRICATION PROCESS WITH REDUCED LITHOGRAPHY STEPS

Patent #:	9228994	Issue Dt:	01/05/2016	Application #:	14452741	Filing Dt:	08/06/2014
Title:	NANOCHANNEL ELECTRODE DEVICES

Patent #:	9754945	Issue Dt:	09/05/2017	Application #:	14452762	Filing Dt:	08/06/2014
Publication #:	US20160043088	Pub Dt:	02/11/2016
Title:	NON-VOLATILE MEMORY DEVICE EMPLOYING A DEEP TRENCH CAPACITOR

Patent #:	9190088	Issue Dt:	11/17/2015	Application #:	14453227	Filing Dt:	08/06/2014
Publication #:	US20150062747	Pub Dt:	03/05/2015
Title:	ALIGNING A FIRST ELEMENT COUPLED TO AN ACTUATOR WITH A SECOND ELEMENT OF A MAIN SYSTEM

Patent #:	9460811	Issue Dt:	10/04/2016	Application #:	14453779	Filing Dt:	08/07/2014
Publication #:	US20140351662	Pub Dt:	11/27/2014
Title:	READ ONLY MEMORY (ROM) WITH REDUNDANCY

Patent #:	9431346	Issue Dt:	08/30/2016	Application #:	14454765	Filing Dt:	08/08/2014
Publication #:	US20140346674	Pub Dt:	11/27/2014
Title:	GRAPHENE-METAL E-FUSE

Patent #:	9679990	Issue Dt:	06/13/2017	Application #:	14454778	Filing Dt:	08/08/2014
Publication #:	US20160043190	Pub Dt:	02/11/2016
Title:	SEMICONDUCTOR STRUCTURE(S) WITH EXTENDED SOURCE/DRAIN CHANNEL INTERFACES AND METHODS OF FABRICATION

Patent #:	9318148	Issue Dt:	04/19/2016	Application #:	14455816	Filing Dt:	08/08/2014
Publication #:	US20140347762	Pub Dt:	11/27/2014
Title:	COMBINED SOFT DETECTION/SOFT DECODING IN TAPE DRIVE STORAGE CHANNELS

Patent #:	8962412	Issue Dt:	02/24/2015	Application #:	14456199	Filing Dt:	08/11/2014
Publication #:	US20140349459	Pub Dt:	11/27/2014
Title:	INTEGRATED CIRCUIT HAVING RAISED SOURCE DRAINS DEVICES WITH REDUCED SILICIDE CONTACT RESISTANCE AND METHODS TO FABRICATE SAME

Patent #:	9235119	Issue Dt:	01/12/2016	Application #:	14457149	Filing Dt:	08/12/2014
Publication #:	US20140349237	Pub Dt:	11/27/2014
Title:	EXPOSURE PHOTOLITHOGRAPHY METHODS

Patent #:	9171752	Issue Dt:	10/27/2015	Application #:	14457325	Filing Dt:	08/12/2014
Title:	PRODUCT COMPRISED OF FINFET DEVICES WITH SINGLE DIFFUSION BREAK ISOLATION STRUCTURES, AND METHODS OF MAKING SUCH A PRODUCT

Patent #:	NONE	Issue Dt:		Application #:	14457370	Filing Dt:	08/12/2014
Publication #:	US20160049370	Pub Dt:	02/18/2016
Title:	METHODS OF FORMING MIS CONTACT STRUCTURES FOR SEMICONDUCTOR DEVICES BY SELECTIVE DEPOSITION OF INSULATING MATERIAL AND THE RESULTING DEVICES

Patent #:	9058417	Issue Dt:	06/16/2015	Application #:	14457537	Filing Dt:	08/12/2014
Publication #:	US20140359583	Pub Dt:	12/04/2014
Title:	THREAD SERIALIZATION AND DISABLEMENT TOOL

Patent #:	9825172	Issue Dt:	11/21/2017	Application #:	14457545	Filing Dt:	08/12/2014
Publication #:	US20140353755	Pub Dt:	12/04/2014
Title:	FIELD EFFECT TRANSISTOR STRUCTURE AND METHOD OF FORMING SAME

Patent #:	9330972	Issue Dt:	05/03/2016	Application #:	14457708	Filing Dt:	08/12/2014
Publication #:	US20160049332	Pub Dt:	02/18/2016
Title:	METHODS OF FORMING CONTACT STRUCTURES FOR SEMICONDUCTOR DEVICES AND THE RESULTING DEVICES

Patent #:	9306019	Issue Dt:	04/05/2016	Application #:	14457934	Filing Dt:	08/12/2014
Publication #:	US20160049489	Pub Dt:	02/18/2016
Title:	INTEGRATED CIRCUITS WITH NANOWIRES AND METHODS OF MANUFACTURING THE SAME

Patent #:	8981829	Issue Dt:	03/17/2015	Application #:	14458428	Filing Dt:	08/13/2014
Publication #:	US20150061744	Pub Dt:	03/05/2015
Title:	PASSGATE STRENGTH CALIBRATION TECHNIQUES FOR VOLTAGE REGULATORS

Patent #:	9190488	Issue Dt:	11/17/2015	Application #:	14458633	Filing Dt:	08/13/2014
Title:	METHODS OF FORMING GATE STRUCTURE OF SEMICONDUCTOR DEVICES AND THE RESULTING DEVICES

Patent #:	9337045	Issue Dt:	05/10/2016	Application #:	14458718	Filing Dt:	08/13/2014
Publication #:	US20160049302	Pub Dt:	02/18/2016
Title:	METHODS OF FORMING A SEMICONDUCTOR CIRCUIT ELEMENT AND SEMICONDUCTOR CIRCUIT ELEMENT

Patent #:	9362162	Issue Dt:	06/07/2016	Application #:	14459444	Filing Dt:	08/14/2014
Publication #:	US20160049327	Pub Dt:	02/18/2016
Title:	METHODS OF FABRICATING BEOL INTERLAYER STRUCTURES

Patent #:	9178035	Issue Dt:	11/03/2015	Application #:	14459446	Filing Dt:	08/14/2014
Title:	METHODS OF FORMING GATE STRUCTURES OF SEMICONDUCTOR DEVICES

Patent #:	9504967	Issue Dt:	11/29/2016	Application #:	14459593	Filing Dt:	08/14/2014
Publication #:	US20140353253	Pub Dt:	12/04/2014
Title:	COMPOSITE MEMBRANE WITH MULTI-LAYERED ACTIVE LAYER

Patent #:	9324654	Issue Dt:	04/26/2016	Application #:	14459607	Filing Dt:	08/14/2014
Publication #:	US20160049366	Pub Dt:	02/18/2016
Title:	INTEGRATED CIRCUITS WITH ELECTRONIC FUSE STRUCTURES

Patent #:	9070771	Issue Dt:	06/30/2015	Application #:	14460921	Filing Dt:	08/15/2014
Publication #:	US20140353721	Pub Dt:	12/04/2014
Title:	BULK FINFET WITH CONTROLLED FIN HEIGHT AND HIGH-K LINER

Patent #:	9123773	Issue Dt:	09/01/2015	Application #:	14461015	Filing Dt:	08/15/2014
Title:	T-SHAPED SINGLE DIFFUSION BARRIER WITH SINGLE MASK APPROACH PROCESS FLOW

Patent #:	9105510	Issue Dt:	08/11/2015	Application #:	14461745	Filing Dt:	08/18/2014
Publication #:	US20140353765	Pub Dt:	12/04/2014
Title:	DOUBLE SIDEWALL IMAGE TRANSFER PROCESS

Patent #:	10290636	Issue Dt:	05/14/2019	Application #:	14461769	Filing Dt:	08/18/2014
Publication #:	US20160049402	Pub Dt:	02/18/2016
Title:	SEMICONDUCTOR DEVICE HAVING FINS WITH IN-SITU DOPED, PUNCH-THROUGH STOPPER LAYER AND RELATED METHODS

Patent #:	9252238	Issue Dt:	02/02/2016	Application #:	14461887	Filing Dt:	08/18/2014
Publication #:	US20160049495	Pub Dt:	02/18/2016
Title:	SEMICONDUCTOR STRUCTURES WITH COPLANAR RECESSED GATE LAYERS AND FABRICATION METHODS

Patent #:	9297666	Issue Dt:	03/29/2016	Application #:	14462112	Filing Dt:	08/18/2014
Publication #:	US20150066367	Pub Dt:	03/05/2015
Title:	Automatically Generating Route Directions Based On Signpost Data

Patent #:	9500703	Issue Dt:	11/22/2016	Application #:	14462643	Filing Dt:	08/19/2014
Publication #:	US20160054383	Pub Dt:	02/25/2016
Title:	SEMICONDUCTOR STRUCTURE HAVING TEST DEVICE

Patent #:	9236308	Issue Dt:	01/12/2016	Application #:	14463013	Filing Dt:	08/19/2014
Title:	METHODS OF FABRICATING FIN STRUCTURES OF UNIFORM HEIGHT

Patent #:	9348962	Issue Dt:	05/24/2016	Application #:	14463025	Filing Dt:	08/19/2014
Publication #:	US20140359547	Pub Dt:	12/04/2014
Title:	HIERARCHICAL DESIGN OF INTEGRATED CIRCUITS WITH MULTI-PATTERNING REQUIREMENTS

Patent #:	9263325	Issue Dt:	02/16/2016	Application #:	14463801	Filing Dt:	08/20/2014
Publication #:	US20160056075	Pub Dt:	02/25/2016
Title:	PRECUT METAL LINES

Patent #:	9508642	Issue Dt:	11/29/2016	Application #:	14463803	Filing Dt:	08/20/2014
Publication #:	US20160056104	Pub Dt:	02/25/2016
Title:	SELF-ALIGNED BACK END OF LINE CUT

Patent #:	9400602	Issue Dt:	07/26/2016	Application #:	14464090	Filing Dt:	08/20/2014
Publication #:	US20150331767	Pub Dt:	11/19/2015
Title:	Stacked Memory Device Control

Patent #:	8980720	Issue Dt:	03/17/2015	Application #:	14464282	Filing Dt:	08/20/2014
Publication #:	US20140357045	Pub Dt:	12/04/2014
Title:	EFUSE AND METHOD OF FABRICATION

Patent #:	9594641	Issue Dt:	03/14/2017	Application #:	14465248	Filing Dt:	08/21/2014
Publication #:	US20150058538	Pub Dt:	02/26/2015
Title:	TECHNIQUES FOR UPDATING MEMORY OF A CHASSIS MANAGEMENT MODULE

Patent #:	9054108	Issue Dt:	06/09/2015	Application #:	14465255	Filing Dt:	08/21/2014
Publication #:	US20150028484	Pub Dt:	01/29/2015
Title:	RANDOM LOCAL METAL CAP LAYER FORMATION FOR IMPROVED INTEGRATED CIRCUIT RELIABILITY

Patent #:	9208859	Issue Dt:	12/08/2015	Application #:	14466385	Filing Dt:	08/22/2014
Title:	LOW POWER STATIC RANDOM ACCESS MEMORY (SRAM) READ DATA PATH

Patent #:	9396991	Issue Dt:	07/19/2016	Application #:	14467191	Filing Dt:	08/25/2014
Publication #:	US20160056072	Pub Dt:	02/25/2016
Title:	MULTILAYERED CONTACT STRUCTURE HAVING NICKEL, COPPER, AND NICKEL-IRON LAYERS

Patent #:	9543378	Issue Dt:	01/10/2017	Application #:	14467420	Filing Dt:	08/25/2014
Publication #:	US20160056231	Pub Dt:	02/25/2016
Title:	SEMICONDUCTOR DEVICES AND FABRICATION METHODS THEREOF

Patent #:	9740092	Issue Dt:	08/22/2017	Application #:	14467489	Filing Dt:	08/25/2014
Publication #:	US20160055281	Pub Dt:	02/25/2016
Title:	MODEL-BASED GENERATION OF DUMMY FEATURES

Patent #:	8987132	Issue Dt:	03/24/2015	Application #:	14467564	Filing Dt:	08/25/2014
Publication #:	US20140363965	Pub Dt:	12/11/2014
Title:	DOUBLE SOLDER BUMPS ON SUBSTRATES FOR LOW TEMPERATURE FLIP CHIP BONDING

Patent #:	9535631	Issue Dt:	01/03/2017	Application #:	14468544	Filing Dt:	08/26/2014
Publication #:	US20150058558	Pub Dt:	02/26/2015
Title:	MULTI-PATH MANAGEMENT

Patent #:	9514844	Issue Dt:	12/06/2016	Application #:	14468999	Filing Dt:	08/26/2014
Publication #:	US20160064102	Pub Dt:	03/03/2016
Title:	FAST AUTO SHIFT OF FAILING MEMORY DIAGNOSTICS DATA USING PATTERN DETECTION

Patent #:	9583240	Issue Dt:	02/28/2017	Application #:	14469012	Filing Dt:	08/26/2014
Publication #:	US20160064123	Pub Dt:	03/03/2016
Title:	TEMPERATURE INDEPENDENT RESISTOR

Patent #:	9502528	Issue Dt:	11/22/2016	Application #:	14469014	Filing Dt:	08/26/2014
Publication #:	US20160064514	Pub Dt:	03/03/2016
Title:	BORDERLESS CONTACT FORMATION THROUGH METAL-RECESS DUAL CAP INTEGRATION

Patent #:	9349718	Issue Dt:	05/24/2016	Application #:	14469155	Filing Dt:	08/26/2014
Publication #:	US20160064372	Pub Dt:	03/03/2016
Title:	ESD SNAPBACK BASED CLAMP FOR FINFET

Patent #:	9484407	Issue Dt:	11/01/2016	Application #:	14469741	Filing Dt:	08/27/2014
Publication #:	US20150129964	Pub Dt:	05/14/2015
Title:	METHODS OF FORMING A NANOWIRE TRANSISTOR DEVICE

Patent #:	9672311	Issue Dt:	06/06/2017	Application #:	14469886	Filing Dt:	08/27/2014
Publication #:	US20160063167	Pub Dt:	03/03/2016
Title:	METHOD AND SYSTEM FOR VIA RETARGETING

Patent #:	9425289	Issue Dt:	08/23/2016	Application #:	14471038	Filing Dt:	08/28/2014
Publication #:	US20160064526	Pub Dt:	03/03/2016
Title:	METHODS OF FORMING ALTERNATIVE CHANNEL MATERIALS ON FINFET SEMICONDUCTOR DEVICES

Patent #:	9147616	Issue Dt:	09/29/2015	Application #:	14471087	Filing Dt:	08/28/2014
Title:	METHODS OF FORMING ISOLATED FINS FOR A FINFET SEMICONDUCTOR DEVICE WITH ALTERNATIVE CHANNEL MATERIALS

Patent #:	9318466	Issue Dt:	04/19/2016	Application #:	14471620	Filing Dt:	08/28/2014
Publication #:	US20160064354	Pub Dt:	03/03/2016
Title:	METHOD FOR ELECTRONIC CIRCUIT ASSEMBLY ON A PAPER SUBSTRATE

Patent #:	9257530	Issue Dt:	02/09/2016	Application #:	14471660	Filing Dt:	08/28/2014
Publication #:	US20160064515	Pub Dt:	03/03/2016
Title:	METHODS OF MAKING INTEGRATED CIRCUITS AND COMPONENTS THEREOF

Patent #:	9412600	Issue Dt:	08/09/2016	Application #:	14471812	Filing Dt:	08/28/2014
Publication #:	US20160064228	Pub Dt:	03/03/2016
Title:	METHOD OF FORMING A SEMICONDUCTOR STRUCTURE INCLUDING A FERROELECTRIC MATERIAL AND SEMICONDUCTOR STRUCTURE INCLUDING A FERROELECTRIC TRANSISTOR

Patent #:	9342245	Issue Dt:	05/17/2016	Application #:	14472426	Filing Dt:	08/29/2014
Publication #:	US20150067294	Pub Dt:	03/05/2015
Title:	METHOD AND SYSTEM FOR ALLOCATING A RESOURCE OF A STORAGE DEVICE TO A STORAGE OPTIMIZATION OPERATION

Patent #:	9660030	Issue Dt:	05/23/2017	Application #:	14473033	Filing Dt:	08/29/2014
Publication #:	US20140363941	Pub Dt:	12/11/2014
Title:	REPLACEMENT GATE ELECTRODE WITH A SELF-ALIGNED DIELECTRIC SPACER

Patent #:	10012687	Issue Dt:	07/03/2018	Application #:	14473937	Filing Dt:	08/29/2014
Publication #:	US20160061880	Pub Dt:	03/03/2016
Title:	METHODS, APPARATUS AND SYSTEM FOR TDDB TESTING

Patent #:	9088410	Issue Dt:	07/21/2015	Application #:	14474340	Filing Dt:	09/02/2014
Publication #:	US20140376722	Pub Dt:	12/25/2014
Title:	ACCESSING LOCAL APPLICATIONS WHEN ROAMING USING A NFC MOBILE DEVICE

Patent #:	9349734	Issue Dt:	05/24/2016	Application #:	14475720	Filing Dt:	09/03/2014
Publication #:	US20160064382	Pub Dt:	03/03/2016
Title:	SELECTIVE FUSI GATE FORMATION IN GATE FIRST CMOS TECHNOLOGIES

Patent #:	9384064	Issue Dt:	07/05/2016	Application #:	14475776	Filing Dt:	09/03/2014
Publication #:	US20150089145	Pub Dt:	03/26/2015
Title:	MULTIPLE CORE PROCESSING WITH HIGH THROUGHPUT ATOMIC MEMORY OPERATIONS

Patent #:	9658531	Issue Dt:	05/23/2017	Application #:	14475967	Filing Dt:	09/03/2014
Publication #:	US20140370447	Pub Dt:	12/18/2014
Title:	SEMICONDUCTOR DEVICE RESOLUTION ENHANCEMENT BY ETCHING MULTIPLE SIDES OF A MASK

Patent #:	9245968	Issue Dt:	01/26/2016	Application #:	14476073	Filing Dt:	09/03/2014
Publication #:	US20150001642	Pub Dt:	01/01/2015
Title:	FIELD EFFECT TRANSISTOR AND METHOD OF FABRICATION

Patent #:	9947573	Issue Dt:	04/17/2018	Application #:	14476185	Filing Dt:	09/03/2014
Publication #:	US20160064475	Pub Dt:	03/03/2016
Title:	LATERAL PiN DIODES AND SCHOTTKY DIODES

Patent #:	9459691	Issue Dt:	10/04/2016	Application #:	14476223	Filing Dt:	09/03/2014
Publication #:	US20150070271	Pub Dt:	03/12/2015
Title:	TECHNIQUES FOR ADJUSTING A POSITION OF A DISPLAY DEVICE BASED ON A POSITION OF A USER

Patent #:	9263587	Issue Dt:	02/16/2016	Application #:	14476830	Filing Dt:	09/04/2014
Publication #:	US20160071979	Pub Dt:	03/10/2016
Title:	FIN DEVICE WITH BLOCKING LAYER IN CHANNEL REGION

Patent #:	9698025	Issue Dt:	07/04/2017	Application #:	14476879	Filing Dt:	09/04/2014
Publication #:	US20160071845	Pub Dt:	03/10/2016
Title:	DIRECTED SELF-ASSEMBLY MATERIAL GROWTH MASK FOR FORMING VERTICAL NANOWIRES

Patent #:	9240482	Issue Dt:	01/19/2016	Application #:	14476897	Filing Dt:	09/04/2014
Publication #:	US20150349121	Pub Dt:	12/03/2015
Title:	ASYMMETRIC STRESSOR DRAM

Patent #:	9865682	Issue Dt:	01/09/2018	Application #:	14476918	Filing Dt:	09/04/2014
Publication #:	US20160071929	Pub Dt:	03/10/2016
Title:	DIRECTED SELF-ASSEMBLY MATERIAL ETCH MASK FOR FORMING VERTICAL NANOWIRES

Patent #:	9966459	Issue Dt:	05/08/2018	Application #:	14476976	Filing Dt:	09/04/2014
Publication #:	US20160071962	Pub Dt:	03/10/2016
Title:	SYMMETRICAL LATERAL BIPOLAR JUNCTION TRANSISTOR AND USE OF SAME IN CHARACTERIZING AND PROTECTING TRANSISTORS

Patent #:	9298928	Issue Dt:	03/29/2016	Application #:	14477055	Filing Dt:	09/04/2014
Publication #:	US20150106942	Pub Dt:	04/16/2015
Title:	MOBILE DEVICE APPLICATION INTERACTION REPUTATION RISK ASSESSMENT

Patent #:	10186577	Issue Dt:	01/22/2019	Application #:	14477096	Filing Dt:	09/04/2014
Publication #:	US20160071930	Pub Dt:	03/10/2016
Title:	MULTIPLE DIRECTED SELF-ASSEMBLY MATERIAL MASK PATTERNING FOR FORMING VERTICAL NANOWIRES

Patent #:	9343456	Issue Dt:	05/17/2016	Application #:	14477390	Filing Dt:	09/04/2014
Publication #:	US20160071835	Pub Dt:	03/10/2016
Title:	METAL GATE FOR ROBUST ESD PROTECTION

Patent #:	9780031	Issue Dt:	10/03/2017	Application #:	14477535	Filing Dt:	09/04/2014
Publication #:	US20160071790	Pub Dt:	03/10/2016
Title:	WIRING STRUCTURES

Patent #:	9620980	Issue Dt:	04/11/2017	Application #:	14477641	Filing Dt:	09/04/2014
Publication #:	US20150091527	Pub Dt:	04/02/2015
Title:	CHARGING SYSTEM, CHARGING CONTROL DEVICE AND CHARGING METHOD

Patent #:	9236575	Issue Dt:	01/12/2016	Application #:	14478115	Filing Dt:	09/05/2014
Title:	DYNAMIC ALIGNMENT BY ELECTRICAL POTENTIAL AND FLOW CONTROL TO SINGLE-WALL CARBON NANOTUBE FIELD EFFECT TRANSISTORS

Patent #:	9291702	Issue Dt:	03/22/2016	Application #:	14478417	Filing Dt:	09/05/2014
Publication #:	US20150002269	Pub Dt:	01/01/2015
Title:	APPARATUS FOR INDICATING THE LOCATION OF A SIGNAL EMITTING TAG

Patent #:	9224687	Issue Dt:	12/29/2015	Application #:	14478636	Filing Dt:	09/05/2014
Publication #:	US20140374874	Pub Dt:	12/25/2014
Title:	PROGRAMMABLE FUSE STRUCTURE AND METHODS OF FORMING

Patent #:	9455678	Issue Dt:	09/27/2016	Application #:	14478857	Filing Dt:	09/05/2014
Publication #:	US20150139449	Pub Dt:	05/21/2015
Title:	LOCATION AND ORIENTATION BASED VOLUME CONTROL

Patent #:	9324799	Issue Dt:	04/26/2016	Application #:	14480974	Filing Dt:	09/09/2014
Publication #:	US20160071932	Pub Dt:	03/10/2016
Title:	FINFET STRUCTURES HAVING UNIFORM CHANNEL SIZE AND METHODS OF FABRICATION

Patent #:	9190520	Issue Dt:	11/17/2015	Application #:	14481146	Filing Dt:	09/09/2014
Publication #:	US20140377924	Pub Dt:	12/25/2014
Title:	STRAINED FINFET WITH AN ELECTRICALLY ISOLATED CHANNEL

Patent #:	9257531	Issue Dt:	02/09/2016	Application #:	14481178	Filing Dt:	09/09/2014
Publication #:	US20140377927	Pub Dt:	12/25/2014
Title:	SELF-ALIGNED CONTACT STRUCTURE FOR REPLACEMENT METAL GATE

Patent #:	9230637	Issue Dt:	01/05/2016	Application #:	14481384	Filing Dt:	09/09/2014
Title:	SRAM CIRCUIT WITH INCREASED WRITE MARGIN

Patent #:	9390979	Issue Dt:	07/12/2016	Application #:	14482529	Filing Dt:	09/10/2014
Publication #:	US20160071774	Pub Dt:	03/10/2016
Title:	OPPOSITE POLARITY BORDERLESS REPLACEMENT METAL CONTACT SCHEME

Patent #:	9391198	Issue Dt:	07/12/2016	Application #:	14483230	Filing Dt:	09/11/2014
Publication #:	US20160079419	Pub Dt:	03/17/2016
Title:	STRAINED SEMICONDUCTOR TRAMPOLINE

Patent #:	9196712	Issue Dt:	11/24/2015	Application #:	14484469	Filing Dt:	09/12/2014
Title:	FinFET EXTENSION REGIONS

Patent #:	9761689	Issue Dt:	09/12/2017	Application #:	14484770	Filing Dt:	09/12/2014
Publication #:	US20160079086	Pub Dt:	03/17/2016
Title:	METHOD OF FORMING A SEMICONDUCTOR DEVICE AND ACCORDING SEMICONDUCTOR DEVICE

Patent #:	9461149	Issue Dt:	10/04/2016	Application #:	14484916	Filing Dt:	09/12/2014
Publication #:	US20160079394	Pub Dt:	03/17/2016
Title:	NANOWIRE STRUCTURE WITH SELECTED STACK REMOVED FOR REDUCED GATE RESISTANCE AND METHOD OF FABRICATING SAME

Patent #:	9105722	Issue Dt:	08/11/2015	Application #:	14486108	Filing Dt:	09/15/2014
Publication #:	US20150001585	Pub Dt:	01/01/2015
Title:	TUCKED ACTIVE REGION WITHOUT DUMMY POLY FOR PERFORMANCE BOOST AND VARIATION REDUCTION

Patent #:	9105641	Issue Dt:	08/11/2015	Application #:	14486493	Filing Dt:	09/15/2014
Publication #:	US20150035154	Pub Dt:	02/05/2015
Title:	PROFILE CONTROL IN INTERCONNECT STRUCTURES

Patent #:	9472402	Issue Dt:	10/18/2016	Application #:	14487213	Filing Dt:	09/16/2014
Publication #:	US20150004802	Pub Dt:	01/01/2015
Title:	Methods and Structures for Protecting One Area While Processing Another Area on a Chip

100

Patent #:	9349641	Issue Dt:	05/24/2016	Application #:	14487250	Filing Dt:	09/16/2014
Publication #:	US20160079116	Pub Dt:	03/17/2016
Title:	WAFER WITH IMPROVED PLATING CURRENT DISTRIBUTION

Assignor

GLOBALFOUNDRIES INC.

Exec Dt:

11/27/2018

Assignee

WILMINGTON TRUST, NATIONAL ASSOCIATION

1100 NORTH MARKET STREET

WILMINGTON, DELAWARE 19801

Correspondence name and address
	CT CORPORATION
	4400 EASTON COMMONS WAY
	SUITE 125
	COLUMBUS, OH 43219

Search Results as of: 06/01/2024 05:02 AM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6