|
Total properties:
25
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2019
|
Application #:
|
14152259
|
Filing Dt:
|
01/10/2014
|
|
Title:
|
SEMICONDUCTOR STORAGE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2021
|
Application #:
|
14428207
|
Filing Dt:
|
03/13/2015
|
|
Publication #:
|
|
Pub Dt:
|
08/20/2015
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING WIRES CONNECTING CONNECTION PADS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2018
|
Application #:
|
14762595
|
Filing Dt:
|
07/22/2015
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2018
|
Application #:
|
14775112
|
Filing Dt:
|
09/11/2015
|
|
Publication #:
|
|
Pub Dt:
|
01/28/2016
| | | | |
|
Title:
|
SOLDER LAYER OF A SEMICONDUCTOR CHIP ARRANGED WITHIN RECESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2020
|
Application #:
|
14776863
|
Filing Dt:
|
09/15/2015
|
|
Publication #:
|
|
Pub Dt:
|
02/04/2016
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING MULTIPLE SEMICONDUCTOR CHIPS LAMINATED TOGETHER AND ELECTRICALLY CONNECTED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2019
|
Application #:
|
14779961
|
Filing Dt:
|
09/24/2015
|
|
Publication #:
|
|
Pub Dt:
|
02/18/2016
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2018
|
Application #:
|
14781149
|
Filing Dt:
|
09/29/2015
|
|
Publication #:
|
|
Pub Dt:
|
02/11/2016
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2020
|
Application #:
|
14781378
|
Filing Dt:
|
09/30/2015
|
|
Publication #:
|
|
Pub Dt:
|
02/11/2016
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A REDUCED PITCH BETWEEN LEAD-OUT WIRINGS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2019
|
Application #:
|
14791185
|
Filing Dt:
|
07/02/2015
|
|
Title:
|
FORMING TRANSISTOR GATE STRUCTURES IN A SEMICONDUCTOR USING A MASK LAYER OVER AN INSULATING LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2020
|
Application #:
|
14820325
|
Filing Dt:
|
08/06/2015
|
|
Title:
|
TESTING CIRCUITS IN STACKED WAFERS USING A CONNECTED ELECTRODE IN THE FIRST WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2019
|
Application #:
|
14900067
|
Filing Dt:
|
12/18/2015
|
|
Publication #:
|
|
Pub Dt:
|
05/19/2016
| | | | |
|
Title:
|
SEMICONDUCTOR CHIP STACK WITH IDENTIFICATION SECTION ON CHIP SIDE-SURFACES FOR STACKING ALIGNMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2018
|
Application #:
|
15230902
|
Filing Dt:
|
08/08/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/24/2016
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING INTERNAL VOLTAGE GENERATING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2019
|
Application #:
|
15332216
|
Filing Dt:
|
10/24/2016
|
|
Publication #:
|
|
Pub Dt:
|
02/09/2017
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING THROUGH SILICON VIAS AND MANUFACTURING METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2019
|
Application #:
|
15402909
|
Filing Dt:
|
01/10/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/25/2017
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING IMPEDANCE CALIBRATION FUNCTION TO DATA OUTPUT BUFFER AND SEMICONDUCTOR MODULE HAVING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2019
|
Application #:
|
15425402
|
Filing Dt:
|
02/06/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/25/2017
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE, ADJUSTMENT METHOD THEREOF AND DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2018
|
Application #:
|
15624511
|
Filing Dt:
|
06/15/2017
|
|
Publication #:
|
|
Pub Dt:
|
10/05/2017
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING PDA FUNCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2019
|
Application #:
|
15870453
|
Filing Dt:
|
01/12/2018
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2018
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2018
|
Application #:
|
15875574
|
Filing Dt:
|
01/19/2018
|
|
Publication #:
|
|
Pub Dt:
|
05/24/2018
| | | | |
|
Title:
|
SYSTEM, METHOD, AND CONTROLLER FOR SUPPLYING ADDRESS AND COMMAND SIGNALS AFTER A CHIP SELECT SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2019
|
Application #:
|
15890553
|
Filing Dt:
|
02/07/2018
|
|
Publication #:
|
|
Pub Dt:
|
06/14/2018
| | | | |
|
Title:
|
Semiconductor Device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2018
|
Application #:
|
15896665
|
Filing Dt:
|
02/14/2018
|
|
Publication #:
|
|
Pub Dt:
|
06/21/2018
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE, METHOD OF CONTROLLING READ PREAMBLE SIGNAL THEREOF, AND DATA TRANSMISSION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2020
|
Application #:
|
15896830
|
Filing Dt:
|
02/14/2018
|
|
Publication #:
|
|
Pub Dt:
|
06/21/2018
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE CHIP SELECTION
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
15903666
|
Filing Dt:
|
02/23/2018
|
|
Publication #:
|
|
Pub Dt:
|
06/28/2018
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE VERIFYING SIGNAL SUPPLIED FROM OUTSIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2019
|
Application #:
|
15937518
|
Filing Dt:
|
03/27/2018
|
|
Publication #:
|
|
Pub Dt:
|
08/02/2018
| | | | |
|
Title:
|
MEMORY SYSTEM AND DATA TRANSMISSION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2020
|
Application #:
|
15990792
|
Filing Dt:
|
05/28/2018
|
|
Title:
|
Semiconductor Device and Method for Manufacturing the Same
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2018
|
Application #:
|
15996974
|
Filing Dt:
|
06/04/2018
|
|
Publication #:
|
|
Pub Dt:
|
10/04/2018
| | | | |
|
Title:
|
Memory Module and Memory System
|
|
