USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Assignments on the Web > Patent Query

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	042848/0029			Pages:	18
		Recorded:	06/28/2017
Conveyance:	ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).

Total properties: 11

1

Patent #:	9761502	Issue Dt:	09/12/2017	Application #:	15633040	Filing Dt:	06/26/2017
Title:	INTEGRATED CIRCUIT CONTAINING FIRST AND SECOND DOES OF STANDARD CELL COMPATIBLE, NCEM-ENABLED FILL CELLS, WITH THE FIRST DOE INCLUDING VIA OPEN CONFIGURED FILL CELLS, AND THE SECOND DOE INCLUDING MERGED-VIA OPEN CONFIGURED FILL CELLS

2

Patent #:	9818660	Issue Dt:	11/14/2017	Application #:	15633920	Filing Dt:	06/27/2017
Title:	Integrated Circuit Containing First and Second DOEs of Standard Cell Compatible, NCEM-Enabled Fill Cells, with the First DOE Including Via Open Configured Fill Cells, and the Second DOE Including Metal Island Open Configured Fill Cells

3

Patent #:	9773775	Issue Dt:	09/26/2017	Application #:	15634490	Filing Dt:	06/27/2017
Title:	INTEGRATED CIRCUIT CONTAINING FIRST AND SECOND DOES OF STANDARD CELL COMPATIBLE, NCEM-ENABLED FILL CELLS, WITH THE FIRST DOE INCLUDING MERGED-VIA OPEN CONFIGURED FILL CELLS, AND THE SECOND DOE INCLUDING SNAKE OPEN CONFIGURED FILL CELLS

4

Patent #:	10096529	Issue Dt:	10/09/2018	Application #:	15634888	Filing Dt:	06/27/2017
Title:	Process for Making and Using a Semiconductor Wafer Containing First and Second DOEs of Standard Cell Compatible, NCEM-Enabled Fill Cells, with the First DOE Including Via Open Configured Fill Cells, and the Second DOE Including Metal Island Open Configured Fill Cells

5

Patent #:	9786649	Issue Dt:	10/10/2017	Application #:	15634896	Filing Dt:	06/27/2017
Title:	PROCESS FOR MAKING AND USING A SEMICONDUCTOR WAFER CONTAINING FIRST AND SECOND DOES OF STANDARD CELL COMPATIBLE, NCEM-ENABLED FILL CELLS, WITH THE FIRST DOE INCLUDING VIA OPEN CONFIGURED FILL CELLS, AND THE SECOND DOE INCLUDING STITCH OPEN CONFIGURED FILL CELLS

6

Patent #:	9768083	Issue Dt:	09/19/2017	Application #:	15634915	Filing Dt:	06/27/2017
Title:	Process for Making and Using a Semiconductor Wafer Containing First and Second DOEs of Standard Cell Compatible, NCEM-Enabled Fill Cells, with the First DOE Including Merged-Via Open Configured Fill Cells, and the Second DOE Including Snake Open Configured Fill Cells

7

Patent #:	9766970	Issue Dt:	09/19/2017	Application #:	15635259	Filing Dt:	06/28/2017
Title:	Integrated Circuit Containing First and Second DOEs of Standard Cell Compatible, NCEM-Enabled Fill Cells, with the First DOE Including Merged-Via Open Configured Fill Cells, and the Second DOE Including Metal Island Open Configured Fill Cells

8

Patent #:	10096530	Issue Dt:	10/09/2018	Application #:	15635357	Filing Dt:	06/28/2017
Title:	Process for Making and Using a Semiconductor Wafer Containing First and Second DOEs of Standard Cell Compatible, NCEM-Enabled Fill Cells, with the First DOE Including Merged-Via Open Configured Fill Cells, and the Second DOE Including Stitch Open Configured Fill Cells

9

Patent #:	9778974	Issue Dt:	10/03/2017	Application #:	15635396	Filing Dt:	06/28/2017
Title:	Integrated Circuit Containing First and Second DOEs of Standard Cell Compatible, NCEM-Enabled Fill Cells, with the First DOE Including Snake Open Configured Fill Cells, and the Second DOE Including Metal Island Open Configured Fill Cells

10

Patent #:	9786650	Issue Dt:	10/10/2017	Application #:	15635475	Filing Dt:	06/28/2017
Title:	Process for Making and Using a Semiconductor Wafer Containing First and Second DOEs of Standard Cell Compatible, NCEM-Enabled Fill Cells, with the First DOE Including Snake Open Configured Fill Cells, and the Second DOE Including Metal Island Open Configured Fill Cells

11

Patent #:	9865583	Issue Dt:	01/09/2018	Application #:	15635595	Filing Dt:	06/28/2017
Title:	PROCESS FOR MAKING AND USING A SEMICONDUCTOR WAFER CONTAINING FIRST AND SECOND DOES OF STANDARD CELL COMPATIBLE, NCEM-ENABLED FILL CELLS, WITH THE FIRST DOE INCLUDING SNAKE OPEN CONFIGURED FILL CELLS, AND THE SECOND DOE INCLUDING STITCH OPEN CONFIGURED FILL CELLS

Assignors

1

Exec Dt:

04/21/2016

2

CIPLICKAS, DENNIS

Exec Dt:

04/15/2016

3

Exec Dt:

04/20/2016

4

Exec Dt:

05/06/2016

5

COMENSOLI, SIMONE

Exec Dt:

04/13/2016

6

Exec Dt:

04/12/2016

7

Exec Dt:

04/28/2016

8

EISENMANN, HANS

Exec Dt:

04/26/2016

9

FISCUS, TIMOTHY

Exec Dt:

04/13/2016

10

HAIGH, JONATHAN

Exec Dt:

04/13/2016

11

HESS, CHRISTOPHER

Exec Dt:

04/12/2016

12

Exec Dt:

04/18/2016

13

Exec Dt:

04/14/2016

14

Exec Dt:

04/15/2016

15

Exec Dt:

04/28/2016

16

MATSUHASHI, HIDEKI

Exec Dt:

04/25/2016

17

MICHAELS, KIMON

Exec Dt:

04/18/2016

18

O'SULLIVAN, CONOR

Exec Dt:

04/21/2016

19

RAUSCHER, MARKUS

Exec Dt:

04/26/2016

20

ROVNER, VYACHESLAV

Exec Dt:

04/13/2016

21

STROJWAS, ANDRZEJ

Exec Dt:

04/28/2016

22

STROJWAS, MARCIN

Exec Dt:

04/13/2016

23

Exec Dt:

04/13/2016

24

VALLISHAYEE, RAKESH

Exec Dt:

04/12/2016

25

Exec Dt:

04/21/2016

26

YOKOYAMA, NOBUHARU

Exec Dt:

04/13/2016

Assignee

1

PDF SOLUTIONS, INC.

333 W. SAN CARLOS ST.

STE 1000

SAN JOSE, CALIFORNIA 95110

Correspondence name and address
	DAVID GARROD, PH.D., ESQ.
	711 IVY STREET
	PITTSBURGH, PA 15232

Search Results as of: 05/29/2024 11:35 PM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6

| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT