|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
09488605
|
Filing Dt:
|
01/20/2000
|
Title:
|
Method for controlling transistor spacer width
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09488870
|
Filing Dt:
|
01/21/2000
|
Publication #:
|
|
Pub Dt:
|
08/29/2002
| | | | |
Title:
|
CONTROL OF TRANSISTOR PERFORMANCE THROUGH ADJUSTMENT OF SPACER OXIDE PROFILE WITH A WET ETCH
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09489169
|
Filing Dt:
|
01/21/2000
|
Title:
|
Tungsten gate method and apparatus
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09489509
|
Filing Dt:
|
01/21/2000
|
Title:
|
TUNGSTEN INTERCONNECT METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2003
|
Application #:
|
09490307
|
Filing Dt:
|
01/24/2000
|
Title:
|
SYSTEM AND METHOD FOR INITIALIZING SOURCE-SYNCHRONOUS DATA TRANSFERS USING RATIO BITS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2001
|
Application #:
|
09490465
|
Filing Dt:
|
01/25/2000
|
Title:
|
CMOS CHEMICAL BATH PURIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09491213
|
Filing Dt:
|
01/25/2000
|
Title:
|
Method of in-situ cleaning for LPCVD teos pump
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09491248
|
Filing Dt:
|
01/26/2000
|
Title:
|
Determining endpoint in etching processes using principal components analysis of optical emission spectra with thresholding
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09491267
|
Filing Dt:
|
01/26/2000
|
Title:
|
DUAL THRESHOLD VOLTAGE MOSFET BY LOCAL CONFINEMENT OF CHANNEL DEPLETION LAYER USING INERT ION IMPLANTATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09491506
|
Filing Dt:
|
01/26/2000
|
Title:
|
DETERMINING ENDPOINT IN ETCHING PROCESSES USING PRINCIPAL COMPONENTS ANALYSIS OF OPTICAL EMISSION SPECTRA
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2003
|
Application #:
|
09491845
|
Filing Dt:
|
01/26/2000
|
Title:
|
METHOD OF DETERMINING ETCH ENDPOINT USING PRINCIPAL COMPONENTS ANALYSIS OF OPTICAL EMISSION SPECTRA
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
09491883
|
Filing Dt:
|
01/26/2000
|
Title:
|
DETERMINING ENDPOINT IN ETCHING PROCESSES USING REAL-TIME PRINCIPAL COMPONENTS ANALYSIS OF OPTICAL EMISSION SPECTRA
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09492216
|
Filing Dt:
|
01/27/2000
|
Title:
|
EXPOSURE CORRECTION BASED ON REFLECTIVE INDEX FOR PHOTOLITHOGRAPHIC PROCESS CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2001
|
Application #:
|
09493320
|
Filing Dt:
|
01/28/2000
|
Title:
|
Method of fabricating copper-based semiconductor devices using a sacrificial dielectric layer and an unconstrained copper anneal
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09493384
|
Filing Dt:
|
01/28/2000
|
Title:
|
Method of fabricating copper-based semiconductor devices using a sacrificial dielectric layer
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
09493440
|
Filing Dt:
|
01/28/2000
|
Title:
|
METHOD AND STRUCTURE FOR IMPROVING HOT CARRIER IMMUNITY FOR DEVICES WITH VERY SHALLOW JUNCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2001
|
Application #:
|
09494698
|
Filing Dt:
|
01/31/2000
|
Title:
|
Use of dual patterning masks for printing holes of small dimensions
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09494755
|
Filing Dt:
|
01/31/2000
|
Title:
|
METHOD AND SYSTEM FOR ELIMINATING VOIDS IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2004
|
Application #:
|
09495122
|
Filing Dt:
|
02/01/2000
|
Title:
|
APPARATUS AND METHOD OF COUPLING HOME NETWORK SIGNALS BETWEEN AN ANALOG PHONE LINE AND A DIGITAL BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2003
|
Application #:
|
09495123
|
Filing Dt:
|
02/01/2000
|
Title:
|
APPARATUS AND METHOD OF IMPLEMENTING A UNIVERSAL HOME NETWORK ON A CUSTOMER PREMISES ISDN BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09495165
|
Filing Dt:
|
01/31/2000
|
Title:
|
CLEANING CARBON CONTAMINATION ON MASK USING GASEOUS PHASE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
09496205
|
Filing Dt:
|
02/02/2000
|
Title:
|
INTEGRATION OF BUSINESS RULE PARAMETERS IN PRIORITY SETTING OF WAFER PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2005
|
Application #:
|
09496212
|
Filing Dt:
|
02/01/2000
|
Title:
|
ARRANGEMENT FOR SEARCHING PACKET POLICIES USING MULTI-KEY HASH SEARCHES IN A NETWORK SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09496245
|
Filing Dt:
|
02/01/2000
|
Title:
|
Method for making accumulation mode M-channel SOI
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09496531
|
Filing Dt:
|
02/02/2000
|
Title:
|
Integrated wafer stocker and sorter apparatus
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2004
|
Application #:
|
09496532
|
Filing Dt:
|
02/02/2000
|
Title:
|
REAL-TIME PHOTOEMISSION DETECTION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09497040
|
Filing Dt:
|
02/03/2000
|
Title:
|
PERFORMANCE MONITORING AND OPTIMIZATION USING AN ADAPTIVE DIGITAL CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
09497320
|
Filing Dt:
|
02/03/2000
|
Title:
|
METHOD AND SYSTEM FOR PROVIDING HALO IMPLANT TO A SEMICONDUCTOR DEVICE WITH MINIMAL IMPACT TO THE JUNCTION CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2003
|
Application #:
|
09498156
|
Filing Dt:
|
02/04/2000
|
Title:
|
METHOD AND APPARATUS HAVING A SYSTEM BOS WRITE CONFIGURATION DATA OF A RISER CARD TO A CONTROLLER CONFIGURATION SPACE WHEN CONNECTING THE RISER CARD TO A MOTHERBOARD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2001
|
Application #:
|
09498231
|
Filing Dt:
|
02/03/2000
|
Title:
|
Fabrication of a gate structure having a longer length toward the top for formation of a rectangular shaped spacer
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09499047
|
Filing Dt:
|
02/07/2000
|
Title:
|
Two step mask process to eliminate gate end cap shortening
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2002
|
Application #:
|
09500727
|
Filing Dt:
|
02/09/2000
|
Title:
|
METHOD FOR CONTROLLING PHOTORESIST BAKING PROCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09501494
|
Filing Dt:
|
02/09/2000
|
Title:
|
METHOD AND APPARATUS FOR DATA STACKIFICATION FOR RUN-TO-RUN CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2001
|
Application #:
|
09501995
|
Filing Dt:
|
02/11/2000
|
Title:
|
Method of etching contacts with reduced oxide stress
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2001
|
Application #:
|
09502333
|
Filing Dt:
|
02/11/2000
|
Title:
|
Method of etching contacts with reduced oxide stress
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2002
|
Application #:
|
09503406
|
Filing Dt:
|
02/14/2000
|
Title:
|
Method and apparatus for improved focus in optical processing
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09503979
|
Filing Dt:
|
02/14/2000
|
Title:
|
Transistor and a method for forming the transistor with elevated and/or relatively shallow source/drain regions to achieve enhanced gate electrode formation
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09504899
|
Filing Dt:
|
02/16/2000
|
Title:
|
METHOD AND APPARATUS FOR HOLDING FAILING INFORMATION OF A MEMORY BUILT-IN SELF-TEST
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
09505062
|
Filing Dt:
|
02/16/2000
|
Title:
|
METHOD AND APPARATUS FOR AUTOPOLLING PHYSICAL LAYER DEVICES IN A NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2001
|
Application #:
|
09510096
|
Filing Dt:
|
02/22/2000
|
Title:
|
Transistor having a gate dielectric which is substantially resistant to drain-side hot carrier injection
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
09510813
|
Filing Dt:
|
02/23/2000
|
Title:
|
T-SHAPED GATE DEVICE AND METHOD FOR MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2002
|
Application #:
|
09511418
|
Filing Dt:
|
02/22/2000
|
Title:
|
Fully depleted silicon on insulator semiconductor device and manufacturing method therefor
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09511465
|
Filing Dt:
|
02/23/2000
|
Title:
|
Insulating and capping structure with preservation of the low dielectric constant of the insulating layer
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2001
|
Application #:
|
09511796
|
Filing Dt:
|
02/23/2000
|
Title:
|
Temperature ramp for vertical diffusion furnace
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09512202
|
Filing Dt:
|
02/24/2000
|
Title:
|
Formation of highly conductive junction by rapid thermal anneal and laser thermal process
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
09512591
|
Filing Dt:
|
02/24/2000
|
Title:
|
SEGMENTION OF BUFFER MEMORIES FOR SHARED FRAME DATA STORAGE AMONG MULTIPLE NETWORK SWITCH MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09513293
|
Filing Dt:
|
02/25/2000
|
Title:
|
Substantially planar semiconductor topography using dielectrics and chemical mechanical polish
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2002
|
Application #:
|
09515067
|
Filing Dt:
|
02/28/2000
|
Title:
|
SYSTEM AND METHOD FOR AUTOMATIC INSERTION AND PLACEMENT OF REPEATER BUFFERS ON AN INTERGRATED CIRCUIT FLOOR PLAN
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09515321
|
Filing Dt:
|
02/29/2000
|
Title:
|
Methods and arrangements for determining an endpoint for an in-situ local interconnect etching process
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
09515348
|
Filing Dt:
|
02/29/2000
|
Title:
|
METHOD FOR EVALUATION OF RETICLE IMAGE USING AERIAL IMAGE SIMULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2004
|
Application #:
|
09517351
|
Filing Dt:
|
03/02/2000
|
Title:
|
NETWORK APPLIANCE WITH SIMPLIFIED NETWORK TRANSMITTER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09520597
|
Filing Dt:
|
03/08/2000
|
Title:
|
FLIP CHIP DEFECT ANALYSIS USING LIQUID CRYSTAL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2004
|
Application #:
|
09520618
|
Filing Dt:
|
03/07/2000
|
Title:
|
SIMULTANEOUS SEARCHING OF LAYER 3 POLICY FILTER AND POLICY CACHE IN A NETWORK SWITCH PORT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
09521046
|
Filing Dt:
|
03/08/2000
|
Title:
|
WAFER ROTATION IN SEMICONDUCTOR PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
09521248
|
Filing Dt:
|
03/08/2000
|
Title:
|
EXCEPTION HANDLING WITH REDUCED OVERHEAD IN A MULTITHREADED MULTIPROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09521591
|
Filing Dt:
|
03/09/2000
|
Title:
|
METHOD AND APPARATUS FOR FORMATION OF IN-SITU DOPED AMORPHOUS SEMICONDUCTOR FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09522148
|
Filing Dt:
|
03/09/2000
|
Title:
|
Multilayered coaxial interconnect structure
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2004
|
Application #:
|
09522226
|
Filing Dt:
|
03/09/2000
|
Title:
|
APPARATUS FOR THE APPLICATION OF DEVELOPING SOLUTION TO A SEMICONDUCTOR WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09523107
|
Filing Dt:
|
03/14/2000
|
Title:
|
Efficiency of a multiphase switching power supply during low power mode
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09523439
|
Filing Dt:
|
03/10/2000
|
Title:
|
METHOD OF DEFINING SMALL OPENINGS IN DIELECTRIC LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
09524447
|
Filing Dt:
|
03/14/2000
|
Title:
|
Self aligned method for differential oxidation rate at shallow trench isolation edge
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2004
|
Application #:
|
09527227
|
Filing Dt:
|
03/16/2000
|
Title:
|
DUAL-GATE MOSFET WITH CHANNEL POTENTIAL ENGINEERING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09527777
|
Filing Dt:
|
03/17/2000
|
Publication #:
|
|
Pub Dt:
|
02/21/2002
| | | | |
Title:
|
REPAIR OF FILM HAVING AN SI-O BACKBONE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
09527871
|
Filing Dt:
|
03/17/2000
|
Title:
|
USE OF ORGANIC SPIN ON MATERIALS AS A STOP-LAYER FOR LOCAL INTERCONNECT, CONTACT AND VIA LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09528041
|
Filing Dt:
|
03/17/2000
|
Title:
|
AN APPARATUS AND METHOD FOR IMPLEMENTING A LEAST RECENTLY USED CACHE REPLACEMENT ALGORITHM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09531426
|
Filing Dt:
|
03/20/2000
|
Title:
|
ACOUSTIC MICROSCOPY DIE CRACK INSPECTION FOR PLASTIC ENCAPSULATED INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
09531519
|
Filing Dt:
|
03/21/2000
|
Title:
|
METHOD AND APPARATUS FOR AUTOMATIC TRANSMIT VERIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
09531895
|
Filing Dt:
|
03/21/2000
|
Title:
|
METHOD AND APPARATUS FOR AUTOMATIC RECEIVE VERIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09533375
|
Filing Dt:
|
03/22/2000
|
Title:
|
METHOD FOR FASTER VERIFICATION OF A DESIGN FOR AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
09534410
|
Filing Dt:
|
03/23/2000
|
Title:
|
SYSTEM AND METHOD FOR FACILITATING DETECTION OF DEFECTS ON A WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2004
|
Application #:
|
09536606
|
Filing Dt:
|
03/28/2000
|
Title:
|
METHOD AND APPARATUS FOR GENERATING A PLURALITY OF CRC DIGITS FOR DATA PACKETS HAVING DIFFERENT PRESCRIBED NETWORK PROTOCOLS USING ONE CRC GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09539099
|
Filing Dt:
|
03/30/2000
|
Title:
|
METHODOLOGY FOR TESTING AND QUALIFYING AN INTEGRATED CIRCUIT BY MEASURING AN OPERATING FREQUENCY AS A FUNCTION OF ADJUSTED TIMING EDGES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2002
|
Application #:
|
09540251
|
Filing Dt:
|
03/31/2000
|
Title:
|
Thickness measurement using AFM for next generation lithography
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
09540364
|
Filing Dt:
|
03/31/2000
|
Title:
|
SYSTEM AND METHOD FOR FACILITATING SELECTION OF OPTIMIZED OPTICAL PROXIMITY CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09541124
|
Filing Dt:
|
03/31/2000
|
Title:
|
Semiconductor-on-insulator body-source contact using additional drain-side spacer,and method
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09541126
|
Filing Dt:
|
03/31/2000
|
Title:
|
SEMICONDUCTOR-ON-INSULATOR BODY-SOURCE CONTACT AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09541127
|
Filing Dt:
|
03/31/2000
|
Title:
|
SEMICONDUCTOR-ON-INSULATOR BODY-SOURCE CONTACT USING SHALLOW-DOPED SOURCE, AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09543347
|
Filing Dt:
|
04/05/2000
|
Title:
|
Non-contact automatic height sensing using air pressure for die bonding
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09544749
|
Filing Dt:
|
04/07/2000
|
Title:
|
REMOVABLE HEAT TRANSFER APPARATUS FOR A PIN GRID ARRAY (PGA) DEVICE, AND ASSOCIATED INSTALLATION AND REMOVAL METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2003
|
Application #:
|
09546979
|
Filing Dt:
|
04/11/2000
|
Title:
|
METHOD AND APPARATUS FOR COMBINED TRANSACTION REORDERING AND BUFFER MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09548142
|
Filing Dt:
|
04/13/2000
|
Title:
|
Die-Based In-Fab process monitoring and analysis system for semiconductor processing
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
09548443
|
Filing Dt:
|
04/13/2000
|
Title:
|
AUTOMATED SYSTEM FOR EXTRACTING AND COMBINING TOOL TRACE DATA AND WAFER ELECTRICAL TEST (WET) DATA FOR SEMICONDUCTOR PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
09548779
|
Filing Dt:
|
04/13/2000
|
Title:
|
AUTOMATED PROCESS MONITORING AND ANALYSIS SYSTEM FOR SEMICONDUCTOR PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09551625
|
Filing Dt:
|
04/17/2000
|
Title:
|
USING REMOVABLE SPACERS TO ENSURE ADEQUATE BONDLINE THICKNESS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09552050
|
Filing Dt:
|
04/19/2000
|
Title:
|
METHOD OF FORMING ULTRA-SHALLOW SOURCE/DRAIN EXTENSION BY IMPURITY DIFFUSION FROM DOPED DIELECTRIC SPACER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09552164
|
Filing Dt:
|
04/18/2000
|
Title:
|
METHOD FOR CONTROLLING OPTICAL PROPERTIES OF ANTIREFLECTIVE COATINGS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2007
|
Application #:
|
09553841
|
Filing Dt:
|
04/21/2000
|
Title:
|
SYSTEM AND METHOD FOR VISUALLY MONITORING A SEMICONDUCTOR PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09556304
|
Filing Dt:
|
04/24/2000
|
Title:
|
Single-layer autorouter
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09557679
|
Filing Dt:
|
04/25/2000
|
Title:
|
RESONANT TUNNELING DIODE LATCH
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09557680
|
Filing Dt:
|
04/25/2000
|
Title:
|
METHOD AND SYSTEM FOR PROVIDING INORGANIC VAPOR SURFACE TREATMENT FOR PHOTORESIST ADHESION PROMOTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2002
|
Application #:
|
09557720
|
Filing Dt:
|
04/25/2000
|
Title:
|
ELECTROSTATIC CHARGE REDUCTION OF PHOTORESIST PATTERN ON DEVELOPMENT TRACK
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09558198
|
Filing Dt:
|
04/26/2000
|
Title:
|
CARBON NANOTUBE PROBES IN ATOMIC FORCE MICROSCOPE TO DETECT PARTIALLY OPEN/CLOSED CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09558643
|
Filing Dt:
|
04/26/2000
|
Title:
|
SYSTEM FOR FACILITATING UNIFORM HEATING TEMPERATURE OF PHOTORESIST
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09558831
|
Filing Dt:
|
04/26/2000
|
Title:
|
CU/SN/PD ACTIVATION OF A BARRIER LAYER FOR ELECTROLESS CU DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09558891
|
Filing Dt:
|
04/26/2000
|
Title:
|
Cache including a prefetch way for storing prefetch cache lines and configured to move a prefetched cache line to a non-prefetch way upon access to the prefetched cache line
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2001
|
Application #:
|
09558963
|
Filing Dt:
|
04/25/2000
|
Title:
|
Method of making semiconductor device having metal silicide regions of differing thicknesses above the gate electrode and the source/drain regions
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09560253
|
Filing Dt:
|
04/26/2000
|
Title:
|
METHOD FOR REDUCING IC PACKAGE DELAMINATION BY USE OF INTERNAL BAFFLES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
09562924
|
Filing Dt:
|
05/02/2000
|
Title:
|
APPARATUS AND METHOD FOR SHARING MEMORY USING A SINGLE RING DATA BUS CONNECTION CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09563497
|
Filing Dt:
|
05/03/2000
|
Title:
|
CHIP SCALE ELECTRICAL TEST FIXTURE WITH ISOLATION PLATE HAVING A RECESS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09564208
|
Filing Dt:
|
05/04/2000
|
Title:
|
PERFORMANCE MONITORING AND OPTIMIZING OF CONTROLLER PARAMETERS
|
|