|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2002
|
Application #:
|
08275307
|
Filing Dt:
|
07/15/1994
|
|
Title:
|
MICROCONTROLLER PROGRAM INSTRUCTION SRAM, PROGRAM INTERFACE FOR OBTAINING EXTERNAL PROGRAM INSTRUCTIONS AND PROGRAM VERIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/1996
|
Application #:
|
08291814
|
Filing Dt:
|
08/16/1994
|
|
Title:
|
SINGLE CHIP CONTROLLER FOR OPTICAL DATA DISK DRIVES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/1996
|
Application #:
|
08295347
|
Filing Dt:
|
08/24/1994
|
|
Title:
|
APPARATUS AND METHOD FOR DETERMINING A NUMBER OF DIGITS LEADING A PARTICULAR DIGIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/1997
|
Application #:
|
08320516
|
Filing Dt:
|
10/11/1994
|
|
Title:
|
SIMPLIFIED DUAL DAMASCENE PROCESS FOR MULTI-LEVEL METALLIZATION AND INTERCONNECTION STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/1998
|
Application #:
|
08323644
|
Filing Dt:
|
10/17/1994
|
|
Title:
|
SIMULATION BY EMULATING LEVEL SENSITIVE LATCHES WITH EDGE TRIGGER LATCHES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/1997
|
Application #:
|
08325906
|
Filing Dt:
|
10/19/1994
|
|
Title:
|
INTEGRATED PROCESSOR INCLUDING A DEVICE FOR MULTIPLEXING EXTERNAL PIN SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/1996
|
Application #:
|
08338015
|
Filing Dt:
|
11/10/1994
|
|
Title:
|
MEDIA ATTACHMENT UNIT MANAGEMENT INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/1997
|
Application #:
|
08340183
|
Filing Dt:
|
11/15/1994
|
|
Title:
|
PROCESSOR HAVING PRIMARY INTEGER EXECUTION UNIT AND SUPPLEMENTAL INTEGER EXECUTION UNIT FOR PERFORMING OUT-OF-ORDER ADD AND MOVE OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/1996
|
Application #:
|
08356766
|
Filing Dt:
|
12/15/1994
|
|
Title:
|
METHOD FOR FABRICATING TRUE LDD DEVICES IN A MOS TECHNOLOGY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/1997
|
Application #:
|
08366053
|
Filing Dt:
|
12/29/1994
|
|
Title:
|
INTEGRATED CIRCUIT ISOLATION PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/1998
|
Application #:
|
08366545
|
Filing Dt:
|
12/29/1994
|
|
Title:
|
BATTERY SWITCHING IN A TELEPHONE SUBSCRIBER LINE INTERFACE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/1996
|
Application #:
|
08366806
|
Filing Dt:
|
12/30/1994
|
|
Title:
|
PROGRAMMABLE DISRUPT OF MULTICAST PACKETS FOR SECURE NETWORKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
08366809
|
Filing Dt:
|
12/30/1994
|
|
Title:
|
PROGRAMMABLE ADDRESS MAPPING MATRIX FOR SECURE NETWORKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08368170
|
Filing Dt:
|
01/03/1995
|
|
Title:
|
METHOD OF ETCHING CONDUCTIVE LINES WITHOUT UNDERCUTTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/1996
|
Application #:
|
08375126
|
Filing Dt:
|
01/17/1995
|
|
Title:
|
INTEGRATED CIRCUIT FABRICATION USING A METAL SILICIDE HAVING A SPUTTERDEPOSITED METAL NITRIDE LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/1997
|
Application #:
|
08382217
|
Filing Dt:
|
01/31/1995
|
|
Title:
|
METHOD FOR FORMING ORDERED TITANIUM NITRIDE AND TITANIUM SILICIDE UPON A SEMICONDUCTOR WAFER USING A THREE-STEP ANNEAL PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/1997
|
Application #:
|
08382366
|
Filing Dt:
|
02/01/1995
|
|
Title:
|
MULTIPLE TIER COLLIMATOR SYSTEM FOR ENHANCED STEP COVERAGE AND UNIFORMITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/1996
|
Application #:
|
08383737
|
Filing Dt:
|
02/06/1995
|
|
Title:
|
CHEMICAL-MECHANICAL POLISHING OF THIN MATERIALS USING A PULSE POLISHING TECHNIQUE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/1997
|
Application #:
|
08391812
|
Filing Dt:
|
02/21/1995
|
|
Title:
|
CHEMICAL SOLUTIONS FOR REMOVING METAL-COMPOUND CONTAMINANTS FROM WAFERS AFTER CMP AND THE METHOD OF WAFER CLEANING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/1997
|
Application #:
|
08400609
|
Filing Dt:
|
03/08/1995
|
|
Title:
|
LARGE TILT ANGLE BORON IMPLANT METHODOLOGY FOR REDUCING SUBTHRESHOLD CURRENT IN NMOS INTEGRATED CIRCUIT DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/1998
|
Application #:
|
08405268
|
Filing Dt:
|
03/13/1995
|
|
Title:
|
METHOD AND APPARATUS FOR CONCURRENT ACCESS TO MULTIPLE PHYSICAL CACHES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/1997
|
Application #:
|
08405321
|
Filing Dt:
|
03/16/1995
|
|
Title:
|
METHOD OF FABRICATING FIELD EFFECT TRANSISTORS HAVING LIGHTLY DOPED DRAIN REGIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/1997
|
Application #:
|
08406081
|
Filing Dt:
|
03/17/1995
|
|
Title:
|
SYSTEM AND METHOD FOR EFFICIENTLY MONITORING INFORMATION IN A NETWORK HAVING A PLURALITY OF REPEATERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/1996
|
Application #:
|
08406082
|
Filing Dt:
|
03/17/1995
|
|
Title:
|
INVERSE PACKET DISRUPT FOR SECURE NETWORKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/1996
|
Application #:
|
08406085
|
Filing Dt:
|
03/17/1995
|
|
Title:
|
METHOD AND SYSTEM FOR INCREASING NETWORK INFORMATION CARRIED IN A DATA PACKET VIA PACKET TAGGING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/1998
|
Application #:
|
08408003
|
Filing Dt:
|
03/21/1995
|
|
Title:
|
MULTIPROCESSING SYSTEM EMPLOYING AN ADAPTIVE INTERRUPT MAPPING MECHANISM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/1997
|
Application #:
|
08408613
|
Filing Dt:
|
03/22/1995
|
|
Title:
|
ADVANCED TRANSISTOR STRUCTURES WITH OPTIMUM SHORT CHANNEL CONTROLS FOR HIGH DENSITY/HIGH PERFORMANCE INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08413990
|
Filing Dt:
|
03/30/1995
|
|
Title:
|
ARRANGEMENT AND METHOD FOR DETECTING SEQUENTIAL PROCESSING EFFECTS IN MANUFACTURING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/1996
|
Application #:
|
08417568
|
Filing Dt:
|
04/06/1995
|
|
Title:
|
LIGHTLY DOPED DRAIN PROFILE OPTIMIZATION WITH HIGH ENERGY IMPLANTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/1996
|
Application #:
|
08417572
|
Filing Dt:
|
04/06/1995
|
|
Title:
|
ADVANCED ISOLATION SCHEME FOR DEEP SUBMICRON TECHNOLOGY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/1999
|
Application #:
|
08420737
|
Filing Dt:
|
04/12/1995
|
|
Title:
|
LOAD/STORE UNIT WITH MULTIPLE OLDEST OUTSTANDING INSTRUCTION POINTERS FOR COMPLETING STORE AND LOAD/STORE MISS INSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/1997
|
Application #:
|
08423109
|
Filing Dt:
|
04/18/1995
|
|
Title:
|
BORON PENETRATION TO SUPPRESS SHORT CHANNEL EFFECT IN P-CHANNEL DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/1997
|
Application #:
|
08423497
|
Filing Dt:
|
04/19/1995
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING WITHOUT UNDERCUTTING CONDUCTIVE LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/1996
|
Application #:
|
08437068
|
Filing Dt:
|
05/09/1995
|
|
Title:
|
START OF PACKET RECEIVE INTERRUPT FOR ETHERNET CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/1996
|
Application #:
|
08441831
|
Filing Dt:
|
05/16/1995
|
|
Title:
|
REVERSIBLE AUI PORT FOR ETHERNET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/1998
|
Application #:
|
08450021
|
Filing Dt:
|
05/25/1995
|
|
Title:
|
SEMICONDUCTOR WAFER FABRICATION PROCESS INCLUDING GETTERING UTILIZING A COMBINED OXIDATION TECHNIQUE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/1998
|
Application #:
|
08462985
|
Filing Dt:
|
06/05/1995
|
|
Title:
|
REDUCING CACHE SNOOPING OVERHEAD IN A MULTILEVEL CACHE SYSTEM WITH MULTIPLE BUS MASTERS AND A SHARED LEVEL TWO CACHE BY USING AN INCLUSION FIELD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/1997
|
Application #:
|
08463805
|
Filing Dt:
|
06/05/1995
|
|
Title:
|
HIGH CONDUCTIVITY INTERCONNECTION LINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/1997
|
Application #:
|
08466649
|
Filing Dt:
|
06/06/1995
|
|
Title:
|
NOVEL LANDING PAD TECHNOLOGY DOUBLED UP AS LOCAL INTERCONNECT AND BORDERLESS CONTACT FOR DEEP SUB-HALF MICROMETER IC APPLICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/1997
|
Application #:
|
08469264
|
Filing Dt:
|
06/06/1995
|
|
Title:
|
HIGH REMOVAL RATE CHEMICAL-MECHANICAL POLISHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08471094
|
Filing Dt:
|
06/06/1995
|
|
Title:
|
MANUFACTURING METHOD FOR WAFER SLICE STARTING MATERIAL TO OPTIMIZE EXTRINSIC GETTERING DURING SEMICONDUCTOR FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2003
|
Application #:
|
08473504
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
DATA ADDRESS PREDICTION STRUCTURE AND A METHOD FOR OPERATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/1997
|
Application #:
|
08474301
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
SELF-ALIGNED IMPLANT ENERGY MODULATION FOR SHALLOW SOURCE DRAIN EXTENSION FORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2001
|
Application #:
|
08474791
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
INSTRUCTION DECODER/DISPATCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/1998
|
Application #:
|
08476872
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
REVERSE DATA CHANNEL AS A BANDWIDTH MODULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/1997
|
Application #:
|
08478319
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
SELF ALIGNED VIA DUAL DAMASCENE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/1997
|
Application #:
|
08478321
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
SUBTRACTIVE DUAL DAMASCENE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/1998
|
Application #:
|
08480092
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
LOOKAHEAD REGISTER VALUE GENERATOR AND A SUPERSCALAR MICROPROCESSOR EMPLOYING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/1999
|
Application #:
|
08480497
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
FLOW CONTROL METHOD AND APPARATUS FOR ETHERNET PACKET SWITCHED HUB
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/1997
|
Application #:
|
08481164
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
NEW INTERCONNECT DECOUPLING SCHEME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08481895
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
SHALLOW DRAIN EXTENSION FORMATION BY ANGLED IMPLANTATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/1998
|
Application #:
|
08486777
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
DUAL DAMASCENE WITH A SACRIFICIAL VIA FILL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08487063
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
COMPUTER SYSTEM EMPLOYING A BUS CONVERSION BRIDGE FOR INTERFACING A MASTER DEVICE RESIDING ON A MULTIPLEXED PERIPHERAL BUS TO A SLAVE DEVICE RESIDING ON A SPLIT-ADDRESS, SPLIT-DATA MULTIPLEXED PERIPHERAL BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/1998
|
Application #:
|
08487316
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
SYSTEM FOR PROVIDING A HOST COMPUTER WITH ACCESS TO A MEMORY ON A PCMCIA CARD IN A POWER DOWN MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/1996
|
Application #:
|
08496871
|
Filing Dt:
|
06/30/1995
|
|
Title:
|
METHOD AND SYSTEM FOR AUTOMATED ANALYSIS OF SEMICONDUCTOR DEFECT DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/1997
|
Application #:
|
08501243
|
Filing Dt:
|
07/10/1995
|
|
Title:
|
HIGH PERFORMANCE SUPERSCALAR MICROPROCESSOR INCLUDING A COMMON REORDER BUFFER AND COMMON REGISTER FILE FOR BOTH INTEGER AND FLOATING POINT OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08509362
|
Filing Dt:
|
07/31/1995
|
|
Title:
|
METHOD AND APPARATUS FOR AUTOMATED WAFER LEVEL TESTING AND RELIABILITY DATA ANALYSIS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/1997
|
Application #:
|
08509911
|
Filing Dt:
|
08/01/1995
|
|
Title:
|
THREE-DIMENSIONAL COMPLEMENTARY FIELD EFFECT TRANSISTOR PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/1997
|
Application #:
|
08515285
|
Filing Dt:
|
08/15/1995
|
|
Title:
|
SEMICONDUCTOR HAVING SELECTIVELY ENHANCED FIELD OXIDE AREAS AND METHOD FOR PRODUCING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/1998
|
Application #:
|
08516052
|
Filing Dt:
|
08/17/1995
|
|
Title:
|
PC AUDIO SYSTEM WITH WAVETABLE CACHE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/1999
|
Application #:
|
08521627
|
Filing Dt:
|
08/31/1995
|
|
Title:
|
DATA CACHE WHICH SPECULATIVELY UPDATES A PREDICTED DATA CACHE STORAGE LOCATION WITH STORE DATA AND SUBSEQUENTLY CORRECTS MISPREDICTED UPDATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08524975
|
Filing Dt:
|
08/31/1995
|
|
Title:
|
SUPERSCALAR MICROPROCESSOR EMPLOYING A PARALLEL MASK DECODER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/1998
|
Application #:
|
08525310
|
Filing Dt:
|
08/31/1995
|
|
Title:
|
STRIDE-BASED DATA ADDRESS PREDICTION STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/1998
|
Application #:
|
08526482
|
Filing Dt:
|
09/11/1995
|
|
Title:
|
COMPUTER SYSTEM HAVING SEPARATE DIGITAL AND ANALOG SYSTEM CHIPS FOR IMPROVED PERFORMANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/1998
|
Application #:
|
08526488
|
Filing Dt:
|
09/11/1995
|
|
Title:
|
COMPUTER SYSTEM HAVING AN IMPROVED DIGITAL AND ANALOG CONFIGURATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1998
|
Application #:
|
08526769
|
Filing Dt:
|
09/11/1995
|
|
Title:
|
SYSTEM FOR INCREASING MULTIMEDIA PERFORMANCE AND OTHER REAL TIME APPLICATIONS BY INCLUDING A LOCAL EXPANSION BUS AND A MULTIMEDIA BUS ON THE COMPUTER SYSTEM MOTHERBOARD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/1997
|
Application #:
|
08528365
|
Filing Dt:
|
09/14/1995
|
|
Title:
|
METHOD TO PREVENT FORMATION OF DEFECTS DURING MULTILAYER INTERCONNECT PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/1997
|
Application #:
|
08530404
|
Filing Dt:
|
09/15/1995
|
|
Title:
|
CONTAINER-LESS TRANSFER OF SEMICONDUCTOR WAFERS THROUGH A BARRIER BETWEEN FABRICATION AREAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08530658
|
Filing Dt:
|
09/20/1995
|
|
Title:
|
LOW RC INTERCONNECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08532915
|
Filing Dt:
|
09/21/1995
|
|
Title:
|
INTERCONNECT SCHEME FOR INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1998
|
Application #:
|
08533812
|
Filing Dt:
|
09/26/1995
|
|
Title:
|
FLOATING POINT PROCESSING UNIT WITH FORCED ARITHMETIC RESULTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/1998
|
Application #:
|
08539029
|
Filing Dt:
|
10/04/1995
|
|
Title:
|
METHOD OF ACCURATE COMPOSITIONAL ANALYSIS OF DIELECTRIC FILMS ON SEMICONDUCTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/1998
|
Application #:
|
08546738
|
Filing Dt:
|
10/23/1995
|
|
Title:
|
METHOD OF LARGE ANGLE TILT IMPLANT OF CHANNEL REGION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/1999
|
Application #:
|
08547328
|
Filing Dt:
|
10/24/1995
|
|
Title:
|
INSTRUCTION CLASSIFICATION CIRCUIT CONFIGURED TO CLASSIFY INSTRUCTIONS INTO A PLURALITY OF INSTRUCTION TYPES PRIOR TO DECODING SAID INSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/1998
|
Application #:
|
08553204
|
Filing Dt:
|
11/07/1995
|
|
Title:
|
MICROCODE PATCHING APPARATUS AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/1997
|
Application #:
|
08553966
|
Filing Dt:
|
11/06/1995
|
|
Title:
|
SURFACE IMAGE TRANSFER ETCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/1998
|
Application #:
|
08554412
|
Filing Dt:
|
11/08/1995
|
|
Title:
|
METHOD OF ETCHING A POLYSILICON PATTERN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/1997
|
Application #:
|
08555021
|
Filing Dt:
|
11/08/1995
|
|
Title:
|
METHOD OF AND SYSTEM FOR PRE-FETCHING INPUT CELLS IN ATM SWITCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/1999
|
Application #:
|
08555556
|
Filing Dt:
|
11/08/1995
|
|
Title:
|
THREE-DIMENSIONAL COMPLEMENTARY FIELD EFFECT TRANSISTOR PROCESS AND STRUCTURES.
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
08557312
|
Filing Dt:
|
11/14/1995
|
|
Title:
|
A MICROPROCESSOR HAVING A CONTEXT SAVE UNIT FOR SAVING CONTEXT INDEPENDENT FROM INTERRUPT REQUESTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/1998
|
Application #:
|
08558367
|
Filing Dt:
|
11/16/1995
|
|
Title:
|
METHOD FOR DEPOSITING VERY THIN PECVD SIO2 IN 0.5 MICRON AND 0.35 MICRON TECHNOLOGIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1998
|
Application #:
|
08558962
|
Filing Dt:
|
11/13/1995
|
|
Title:
|
MATERIAL MOVEMENT SERVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1998
|
Application #:
|
08559659
|
Filing Dt:
|
11/20/1995
|
|
Title:
|
INTERRUPT COPROCESSOR CONFIGURED TO PROCESS INTERRUPTS IN A COMPUTER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/1998
|
Application #:
|
08561075
|
Filing Dt:
|
11/20/1995
|
|
Title:
|
REORDER BUFFER CAPABLE OF DETECTING DEPENDENCIES BETWEEN ACCESSES TO A PAIR OF CACHES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/1998
|
Application #:
|
08561364
|
Filing Dt:
|
11/21/1995
|
|
Title:
|
BUS ARBITER INCLUDING AGING FACTOR COUNTERS TO DYNAMICALLY VARY ARBITRATION PRIORITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/1997
|
Application #:
|
08566070
|
Filing Dt:
|
12/01/1995
|
|
Title:
|
METHOD FOR ELECTRICALLY CONDUCTIVE METAL-TO-METAL BONDING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/1998
|
Application #:
|
08566529
|
Filing Dt:
|
12/04/1995
|
|
Title:
|
SYSTEM FOR MONITORING AND ANALYZING MANUFACTURING PROCESSES USING STATISTICAL SIMULATION WITH SINGLE STEP FEEDBACK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/1998
|
Application #:
|
08567665
|
Filing Dt:
|
12/05/1995
|
|
Title:
|
REGISTER FILE HAVING MULTIPLE RGISTER STORAGES FOR STORING DATA FROM MULTIPLE DATA STREAMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/1998
|
Application #:
|
08568992
|
Filing Dt:
|
12/07/1995
|
|
Title:
|
METHOD FOR FORMING ACTIVE DEVICES ON AND IN EXPOSED SURFACES OF BOTH SIDES OF A SILICON WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/1999
|
Application #:
|
08570242
|
Filing Dt:
|
12/11/1995
|
|
Title:
|
SUPERSCALAR MICROPROCESSOR CONFIGURED TO PREDICT RETURN ADDRESSES FROM A RETURN STACK STORAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1998
|
Application #:
|
08570591
|
Filing Dt:
|
12/11/1995
|
|
Title:
|
COMPUTER SYSTEM INCLUDING A PLURALITY OF MULTIMEDIA DEVICES EACH HAVING A HIGH-SPEED MEMORY DATA CHANNEL FOR ACCESSING SYSTEM MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/1998
|
Application #:
|
08571056
|
Filing Dt:
|
12/12/1995
|
|
Title:
|
INTEGRATED CIRCUIT HAVING IMPROVED POLYSILICON RESISTOR STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/1997
|
Application #:
|
08572317
|
Filing Dt:
|
12/14/1995
|
|
Title:
|
REVERSE DAMASCENE VIA STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/1998
|
Application #:
|
08575683
|
Filing Dt:
|
12/19/1995
|
|
Title:
|
SYSTEM AND METHOD FOR VALIDATING INTERRUPTS BEFORE PRESENTATION TO A CPU
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/1998
|
Application #:
|
08575684
|
Filing Dt:
|
12/19/1995
|
|
Title:
|
SYSTEM AND APPARATUS FOR PARTIALLY FLUSHING CACHE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/1997
|
Application #:
|
08576100
|
Filing Dt:
|
12/21/1995
|
|
Title:
|
MEMORY PAGING SYSTEM AND METHOD INCLUDING COMPRESSED PAGE MAPPING HIERARCHY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08582473
|
Filing Dt:
|
01/02/1996
|
|
Title:
|
APPARATUS AND METHOD FOR ALIGNING VARIABLE BYTE-LENGTH INSTRUCTIONS TO A PLURALITY OF ISSUE POSITIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/1999
|
Application #:
|
08584941
|
Filing Dt:
|
01/16/1996
|
|
Title:
|
DEEP UV ANTI-REFLECTION COATING ETCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/1998
|
Application #:
|
08590981
|
Filing Dt:
|
01/24/1996
|
|
Title:
|
METHOD OF MAKING SEMICONDUCTOR DEVICE WITH SELF-ALIGNED INSULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/1998
|
Application #:
|
08592722
|
Filing Dt:
|
01/26/1996
|
|
Title:
|
SCAN CHAIN FOR RAPIDLY IDENTIFYING FIRST OR SECOND OBJECTS OF SELECTED TYPES IN A SEQUENTIAL LIST
|
|
