|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
10151269
|
Filing Dt:
|
05/20/2002
|
|
Title:
|
MOS TRANSISTORS WITH HIGH-K DIELECTRIC GATE INSULATOR FOR REDUCING REMOTE SCATTERING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
10151625
|
Filing Dt:
|
05/16/2002
|
|
Title:
|
METHOD AND SYSTEM FOR PROVIDING A CONTACT HOLE IN A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2004
|
Application #:
|
10151946
|
Filing Dt:
|
05/22/2002
|
|
Title:
|
LOW TEMPERATURE SOLID-PHASE EPITAXY FABRICATION PROCESS FOR MOS DEVICES BUILT ON STRAINED SEMICONDUCTOR SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10154092
|
Filing Dt:
|
05/23/2002
|
|
Title:
|
LOT START AGENT THAT DETERMINES QUANTITY AND TIMING FOR LOT STARTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
10154274
|
Filing Dt:
|
05/22/2002
|
|
Title:
|
CREATING A PROCESS RECIPE BASED ON A DESIRED RESULT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
10154871
|
Filing Dt:
|
05/23/2002
|
|
Title:
|
SEMICONDUCTOR DEVICE FABRICATED BY REDUCING CARBON, SULPHUR, AND OXYGEN IMPURITIES IN A CALCIUM-DOPED COPPER SURFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
10155044
|
Filing Dt:
|
05/24/2002
|
|
Title:
|
STRUCTURE , AND A METHOD OF REALIZING, FOR EFFICIENT HEAT REMOVAL ON SOI
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2005
|
Application #:
|
10160334
|
Filing Dt:
|
05/31/2002
|
|
Title:
|
ELECTRICAL CRITICAL DIMENSION MEASUREMENT AND DEFECT DETECTION FOR RETICLE FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
10160933
|
Filing Dt:
|
05/31/2002
|
|
Title:
|
METHOD AND APPARATUS FOR DYNAMICALLY ENABLING TRACE DATA COLLECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
10160963
|
Filing Dt:
|
05/31/2002
|
|
Title:
|
METHOD AND APPARATUS FOR RUN-TO-RUN CONTROLLING OF OVERLAY REGISTRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
10162299
|
Filing Dt:
|
06/04/2002
|
|
Publication #:
|
|
Pub Dt:
|
12/04/2003
| | | | |
|
Title:
|
METHOD OF MAKING AN SOI SEMICONDUCTOR DEVICE HAVING ENHANCED, SELF-ALIGNED DIELECTRIC REGIONS IN THE BULK SILICON SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
10162421
|
Filing Dt:
|
06/04/2002
|
|
Title:
|
SYSTEM AND METHOD FOR TESTING INTEGRATED CIRCUIT MODULES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2004
|
Application #:
|
10163459
|
Filing Dt:
|
06/07/2002
|
|
Title:
|
METHOD OF FORMING ULTRA-SHALLOW JUNCTIONS IN A SEMICONDUCTOR WAFER WITH A DEPOSITED SILICON LAYER AND IN-SITU ANNEAL TO REDUCE SILICON CONSUMPTION DURING SALICIDATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2003
|
Application #:
|
10163534
|
Filing Dt:
|
06/07/2002
|
|
Title:
|
METAL GATE STACK WITH ETCH ENDPOINT TRACER LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2004
|
Application #:
|
10163676
|
Filing Dt:
|
06/06/2002
|
|
Title:
|
SEMICONDUCTOR-ON-INSULATOR BODY-SOURCE CONTACT AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
10163925
|
Filing Dt:
|
06/06/2002
|
|
Title:
|
SHALLOW TRENCH ISOLATION (STI) REGION WITH HIGH-K LINER AND METHOD OF FORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
10164091
|
Filing Dt:
|
06/06/2002
|
|
Title:
|
ROUTING WORKPIECES BASED UPON DETECTING A FAULT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2004
|
Application #:
|
10164133
|
Filing Dt:
|
06/05/2002
|
|
Title:
|
METHOD AND APPARATUS FOR IMPLEMENTING DYNAMIC QUALIFICATION RECIPES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
10167184
|
Filing Dt:
|
06/11/2002
|
|
Publication #:
|
|
Pub Dt:
|
12/11/2003
| | | | |
|
Title:
|
METHOD OF FORMING DOPED REGIONS IN THE BULK SUBSTRATE OF AN SOI SUBSTRATE TO CONTROL THE OPERATIONAL CHARACTERISTICS OF TRANSISTORS FORMED THEREABOVE, AND AN INTEGRATED CIRCUIT DEVICE COMPRISING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
10170909
|
Filing Dt:
|
06/13/2002
|
|
Title:
|
METHOD OF USING AMORPHOUS CARBON AS SPACER MATERIAL IN A DISPOSABLE SPACER PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
10170984
|
Filing Dt:
|
06/13/2002
|
|
Title:
|
METHOD OF USING CARBON SPACERS FOR CRITICAL DIMENSION (CD) REDUCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10173611
|
Filing Dt:
|
06/19/2002
|
|
Title:
|
MULTI-STAGE, LOW DEPOSITION RATE PECVD OXIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
10173717
|
Filing Dt:
|
06/19/2002
|
|
Title:
|
ULTRA LOW DEPOSITION RATE PECVD SILICON NITRIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
10173770
|
Filing Dt:
|
06/19/2002
|
|
Title:
|
NARROW WIDTH CMOS DEVICES FABRICATED ON STRAINED LATTICE SEMICONDUCTOR SUBSTRATES WITH MAXIMIZED NMOS AND PMOS DRIVE CURRENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
10175923
|
Filing Dt:
|
06/20/2002
|
|
Publication #:
|
|
Pub Dt:
|
10/31/2002
| | | | |
|
Title:
|
MODIFICATION OF MASK LAYOUT DATA TO IMPROVE MASK FIDELITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2003
|
Application #:
|
10178084
|
Filing Dt:
|
06/24/2002
|
|
Title:
|
QUARTZ CRYSTAL MONITOR WAFER FOR LITHOGRAPHY AND ETCH PROCESS MONITORING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2004
|
Application #:
|
10178542
|
Filing Dt:
|
06/25/2002
|
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
|
Title:
|
SILICON-ON-INSULATOR DEVICE WITH STRAINED DEVICE FILM AND METHOD FOR MAKING THE SAME WITH PARTIAL REPLACEMENT OF ISOLATION OXIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
10179824
|
Filing Dt:
|
06/24/2002
|
|
Publication #:
|
|
Pub Dt:
|
11/14/2002
| | | | |
|
Title:
|
NOTCHED GATE STRUCTURE FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10180207
|
Filing Dt:
|
06/27/2002
|
|
Title:
|
PIGGYBACKING OF ECC CORRECTIONS BEHIND LOADS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2004
|
Application #:
|
10180858
|
Filing Dt:
|
06/25/2002
|
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
|
Title:
|
METHOD AND DEVICE USING SILICIDE CONTACTS FOR SEMICONDUCTOR PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2004
|
Application #:
|
10183265
|
Filing Dt:
|
06/27/2002
|
|
Title:
|
BATCH/LOT ORGANIZATION BASED ON QUALITY CHARACTERISTICS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2002
|
Application #:
|
10184251
|
Filing Dt:
|
06/28/2002
|
|
Title:
|
METHOD OF FORMING SUB-LITHOGRAPHIC SPACES BETWEEN POLYSILICON LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2007
|
Application #:
|
10184434
|
Filing Dt:
|
06/27/2002
|
|
Publication #:
|
|
Pub Dt:
|
10/09/2003
| | | | |
|
Title:
|
ATA AND SATA COMPLIANT CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2003
|
Application #:
|
10185320
|
Filing Dt:
|
06/28/2002
|
|
Title:
|
METHOD OF USING AMORPHOUS CARBON FILM AS A SACRIFICIAL LAYER IN REPLACEMENT GATE INTEGRATION PROCESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
10185495
|
Filing Dt:
|
06/28/2002
|
|
Title:
|
PREDICTING PROCESS EXCURSIONS BASED UPON TOOL STATE VARIABLES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10186145
|
Filing Dt:
|
06/28/2002
|
|
Title:
|
METHOD AND APPARATUS FOR IMPLEMENTING COMPETING CONTROL MODELS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
10189048
|
Filing Dt:
|
07/02/2002
|
|
Title:
|
METHOD OF FORMING SILICIDE LAYERS OVER A PLURALITY OF SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
10196407
|
Filing Dt:
|
07/16/2002
|
|
Title:
|
USING SCATTEROMETRY TO MEASURE RESIST THICKNESS AND CONTROL IMPLANT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
10196797
|
Filing Dt:
|
07/17/2002
|
|
Title:
|
SYSTEM AND METHOD FOR FACILITATING SELECTION OF OPTIMIZED OPTICAL PROXIMITY CORRECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
10205780
|
Filing Dt:
|
07/26/2002
|
|
Title:
|
SEMICONDUCTOR DIE ANALYSIS AS A FUNCTION OF OPTICAL REFLECTIONS FROM THE DIE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
10207525
|
Filing Dt:
|
07/29/2002
|
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
|
Title:
|
DYNAMIC TARGETING FOR A PROCESS CONTROL SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2004
|
Application #:
|
10208308
|
Filing Dt:
|
07/30/2002
|
|
Publication #:
|
|
Pub Dt:
|
08/21/2003
| | | | |
|
Title:
|
METHOD OF FORMING LAYERS OF OXIDE ON A SURFACE OF A SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
10208370
|
Filing Dt:
|
07/30/2002
|
|
Title:
|
MATERIALS AND METHODS FOR SUB-LITHOGRAPHIC PATTERNING OF CONTACT, VIA, AND TRENCH STRUCTURES IN INTEGRATED CIRCUIT DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
10208564
|
Filing Dt:
|
07/30/2002
|
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR CONTROLLING AN ELECTRICAL PROPERTY OF A FIELD EFFECT TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2006
|
Application #:
|
10209484
|
Filing Dt:
|
07/31/2002
|
|
Title:
|
METHOD AND APPARATUS FOR IMPEDANCE MATCHING IN SYSTEMS CONFIGURED FOR MULTIPLE PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2003
|
Application #:
|
10209789
|
Filing Dt:
|
07/31/2002
|
|
Title:
|
METHOD AND APPARATUS FOR OPTIMIZING DOWNSTREAM UNIFORMITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2004
|
Application #:
|
10209844
|
Filing Dt:
|
07/31/2002
|
|
Title:
|
DE BROGLIE MICROSCOPE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2004
|
Application #:
|
10210637
|
Filing Dt:
|
07/31/2002
|
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING INCREASED METAL SILICIDE PORTIONS AND METHOD OF FORMING THE SEMICONDUCTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
10210640
|
Filing Dt:
|
07/31/2002
|
|
Title:
|
IDENTIFYING A CAUSE OF A FAULT BASED ON A PROCESS CONTROLLER OUTPUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
10210753
|
Filing Dt:
|
07/31/2002
|
|
Title:
|
METHOD AND APPARATUS FOR SCHEDULING BASED ON STATE ESTIMATION UNCERTAINTIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
10212237
|
Filing Dt:
|
08/06/2002
|
|
Title:
|
LASER THERMAL ANNEALING METHOD FOR HIGH DIELECTRIC CONSTANT GATE OXIDE FILMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
10212950
|
Filing Dt:
|
08/06/2002
|
|
Title:
|
PREVENTION OF COUNTERFEIT MARKINGS ON SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
10212983
|
Filing Dt:
|
08/05/2002
|
|
Title:
|
DUAL DAMASCENE TRENCH DEPTH MONITORING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2004
|
Application #:
|
10215075
|
Filing Dt:
|
08/08/2002
|
|
Title:
|
PREVENTION OF PARAMETRIC OR FUNCTIONAL CHANGES TO SILICON SEMICONDUCTOR DEVICE PROPERTIES DURING X-RAY INSPECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2003
|
Application #:
|
10215171
|
Filing Dt:
|
08/08/2002
|
|
Title:
|
A method of manufacturing a silicide MOSFET architecture
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2006
|
Application #:
|
10217730
|
Filing Dt:
|
08/13/2002
|
|
Title:
|
ION IMPLANTATION TO MODULATE AMORPHOUS CARBON STRESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
10218532
|
Filing Dt:
|
08/13/2002
|
|
Title:
|
METHOD OF FABRICATING A SEMICONDUCTOR DEVICE BY CALCIUM DOPING A COPPER SURFACE USING A CHEMICAL SOLUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2003
|
Application #:
|
10222248
|
Filing Dt:
|
08/16/2002
|
|
Title:
|
ETCH DAMAGE REPAIR WITH THERMAL ANNEALING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
10224876
|
Filing Dt:
|
08/21/2002
|
|
Title:
|
MATERIALS AND METHODS FOR SUBLITHOGRAPHIC PATTERNING OF GATE STRUCTURES IN INTEGRATED CIRCUIT DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10226802
|
Filing Dt:
|
08/21/2002
|
|
Title:
|
SELECTIVE ETCH FOR UNIFORM METAL TRACE EXPOSURE AND MILLING USING FOCUSED ION BEAM SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
10227382
|
Filing Dt:
|
08/26/2002
|
|
Title:
|
BOAT FOR CLEANING BALL GRID ARRAY PACKAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
10227753
|
Filing Dt:
|
08/26/2002
|
|
Title:
|
METHOD AND APPARATUS FOR DATA STACKIFICATION FOR RUN-TO-RUN CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
10228045
|
Filing Dt:
|
08/27/2002
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
|
Title:
|
METAL GATE STACK WITH ETCH STOP LAYER HAVING IMPLANTED METAL SPECIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2005
|
Application #:
|
10229226
|
Filing Dt:
|
08/27/2002
|
|
Title:
|
FAULT DETECTION SYSTEM WITH REAL-TIME DATABASE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
10229716
|
Filing Dt:
|
08/28/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
|
Title:
|
EXTRACTING WIRING PARASITICS FOR FILTERED INTERCONNECTIONS IN AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2003
|
Application #:
|
10230171
|
Filing Dt:
|
08/29/2002
|
|
Title:
|
CHEMICAL TREATMENT TO STRENGTHEN PHOTORESISTS TO PREVENT PATTERN COLLAPSE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
10230198
|
Filing Dt:
|
08/29/2002
|
|
Title:
|
LASER THERMAL OXIDATION TO FORM ULTRA-THIN GATE OXIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
10230714
|
Filing Dt:
|
08/29/2002
|
|
Title:
|
RETICLE DEFECT PRINTABILITY VERIFICATION BY RESIST LATENT IMAGE COMPARISON
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
10230715
|
Filing Dt:
|
08/29/2002
|
|
Title:
|
METHOD AND APPARATUS FOR DETECTION OF A POWER MANAGEMENT STATE BASED ON A POWER CONTROL SIGNAL CONTROLLING MAIN POWER TO THE COMPUTER SYSTEM AND A POWER CONTROL SIGNAL CONTROLLING POWER TO SYSTEM MEMORY AND WAKING UP THEREFROM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
10230775
|
Filing Dt:
|
08/29/2002
|
|
Title:
|
METHOD FOR FORMING INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
10230794
|
Filing Dt:
|
08/29/2002
|
|
Title:
|
FORMATION OF AMORPHOUS CARBON ARC STACK HAVING GRADED TRANSITION BETWEEN AMORPHOUS CARBON AND ARC MATERIAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2005
|
Application #:
|
10230925
|
Filing Dt:
|
08/29/2002
|
|
Title:
|
SYSTEM AND METHOD FOR STORING PERFORMANCE-ENHANCING DATA IN MEMORY SPACE FREED BY DATA COMPRESSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
10231133
|
Filing Dt:
|
08/30/2002
|
|
Title:
|
BPSG, SA-CVD LINER/P-HDP GAP FILL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2006
|
Application #:
|
10231560
|
Filing Dt:
|
08/30/2002
|
|
Title:
|
THERMALLY CONDUCTIVE INTEGRATED CIRCUIT MOUNTING STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10231561
|
Filing Dt:
|
08/30/2002
|
|
Title:
|
METHOD AND APPARATUS FOR REDUCING SCHEDULING CONFLICTS FOR A RESOURCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2004
|
Application #:
|
10231910
|
Filing Dt:
|
08/30/2002
|
|
Title:
|
PROCESS CONTROL BASED ON TOOL HEALTH DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2004
|
Application #:
|
10234238
|
Filing Dt:
|
09/05/2002
|
|
Title:
|
NITROGEN OXIDE PLASMA TREATMENT FOR REDUCED NICKEL SILICIDE BRIDGING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10234755
|
Filing Dt:
|
09/04/2002
|
|
Title:
|
FAULT DETECTION AND CLASSIFICATION BASED ON CALCULATING DISTANCES BETWEEN DATA POINTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
10237643
|
Filing Dt:
|
09/09/2002
|
|
Title:
|
AMORPHOUS CARBON ABSORBER/SHIFTER FILM FOR ATTENUATED PHASE SHIFT MASK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2003
|
Application #:
|
10237824
|
Filing Dt:
|
09/09/2002
|
|
Title:
|
PLANAR FINFET PATTERNING USING AMORPHOUS CARBON
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2006
|
Application #:
|
10238573
|
Filing Dt:
|
09/09/2002
|
|
Title:
|
MANAGEMENT OF MOVE REQUESTS FROM A FACTORY SYSTEM TO AN AUTOMATED MATERIAL HANDLING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2003
|
Application #:
|
10244204
|
Filing Dt:
|
09/16/2002
|
|
Title:
|
PREPARATION OF HIGH-K NITRIDE SILICATE LAYERS BY CYCLIC MOLECULAR LAYER DEPOSITION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
10244363
|
Filing Dt:
|
09/16/2002
|
|
Title:
|
METHOD AND SYSTEM FOR TESTING A MICROPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2006
|
Application #:
|
10244591
|
Filing Dt:
|
09/17/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/18/2004
| | | | |
|
Title:
|
ORGANIC THIN FILM ZENER DIODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10244650
|
Filing Dt:
|
09/16/2002
|
|
Title:
|
USE OF MULTILAYER AMORPHOUS CARBON ARC STACK TO ELIMINATE LINE WARPAGE PHENOMENON
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2003
|
Application #:
|
10246267
|
Filing Dt:
|
09/18/2002
|
|
Publication #:
|
|
Pub Dt:
|
05/29/2003
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE WITH METAL GATE ELECTRODE AND SILICON OXYNITRIDE SPACER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2006
|
Application #:
|
10246572
|
Filing Dt:
|
09/18/2002
|
|
Title:
|
METHODS OF CONTROLLING GATE ELECTRODE DOPING, AND SYSTEMS FOR ACCOMPLISHING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2005
|
Application #:
|
10252681
|
Filing Dt:
|
09/24/2002
|
|
Title:
|
METHODS FOR FABRICATING CMOS-COMPATIBLE LATERAL BIPOLAR JUNCTION TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
10254084
|
Filing Dt:
|
09/24/2002
|
|
Title:
|
FLOATING POINT UNIT WITH VARIABLE SPEED EXECUTION PIPELINE AND METHOD OF OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10254209
|
Filing Dt:
|
09/25/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
|
Title:
|
CORRELATING AN INLINE PARAMETER TO A DEVICE OPERATION PARAMETER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
10255509
|
Filing Dt:
|
09/26/2002
|
|
Title:
|
METHOD FOR CALIBRATING OPTICAL-BASED METROLOGY TOOLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2005
|
Application #:
|
10256318
|
Filing Dt:
|
09/27/2002
|
|
Title:
|
COMPUTER SYSTEM WITH INTEGRATED DIRECTORY AND PROCESSOR CACHE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
10256970
|
Filing Dt:
|
09/27/2002
|
|
Title:
|
COMPUTER SYSTEM WITH PROCESSOR CACHE THAT STORES REMOTE CACHE PRESENCE INFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
10259016
|
Filing Dt:
|
09/27/2002
|
|
Publication #:
|
|
Pub Dt:
|
09/04/2003
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING DIFFERENT METAL-SEMICONDUCTOR PORTIONS FORMED IN A SEMICONDUCTOR REGION AND A METHOD FOR FABRICATING THE SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2005
|
Application #:
|
10259037
|
Filing Dt:
|
09/27/2002
|
|
Publication #:
|
|
Pub Dt:
|
05/01/2003
| | | | |
|
Title:
|
VOID FORMATION MONITORING IN A DAMASCENE PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2005
|
Application #:
|
10259064
|
Filing Dt:
|
09/27/2002
|
|
Title:
|
DISPATCH AND/OR DISPOSITION OF MATERIAL BASED UPON AN EXPECTED PARAMETER RESULT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
10259665
|
Filing Dt:
|
09/27/2002
|
|
Publication #:
|
|
Pub Dt:
|
10/02/2003
| | | | |
|
Title:
|
ON-CHIP HIGH SPEED DATA INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2005
|
Application #:
|
10259710
|
Filing Dt:
|
09/27/2002
|
|
Publication #:
|
|
Pub Dt:
|
10/09/2003
| | | | |
|
Title:
|
ATA/SATA COMBINED CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
10260894
|
Filing Dt:
|
09/30/2002
|
|
Publication #:
|
|
Pub Dt:
|
04/01/2004
| | | | |
|
Title:
|
PROCESS CONTROL AT AN INTERCONNECT LEVEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
10260926
|
Filing Dt:
|
09/30/2002
|
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING DIFFERENT METAL SILICIDE PORTIONS AND METHOD FOR FABRICATING THE SEMICONDUCTOR DEVICE
|
|
