|
Total properties:
23
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/1988
|
Application #:
|
06568997
|
Filing Dt:
|
01/09/1984
|
|
Title:
|
RECONFIGURABLE MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/1988
|
Application #:
|
06629028
|
Filing Dt:
|
07/09/1984
|
|
Title:
|
EMULATION OF A DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/1988
|
Application #:
|
06712492
|
Filing Dt:
|
03/15/1985
|
|
Title:
|
SYSTEM BUS MEANS FOR INTER-PROCESSOR COMMUNICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/1988
|
Application #:
|
06761213
|
Filing Dt:
|
07/31/1985
|
|
Title:
|
APPARATUS AND METHOD FOR MONITORING AND CONTROLLING THE PREFETCHING OF INSTRUCTIONS BY AN INFORMATION PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/1990
|
Application #:
|
07098449
|
Filing Dt:
|
09/17/1987
|
|
Title:
|
COMPUTER BUS HAVING PAGE MODE MEMORY ACCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/1990
|
Application #:
|
07170483
|
Filing Dt:
|
03/18/1988
|
|
Title:
|
DISTRIBUTED REFERENCE AND CHANGE TABLE FOR A VIRTUAL MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1992
|
Application #:
|
07176801
|
Filing Dt:
|
03/31/1988
|
|
Title:
|
PARITY CHECKING APPARATUS WITH BUS FOR CONNECTING PARITY DEVICES AND NON-PARITY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/1991
|
Application #:
|
07206638
|
Filing Dt:
|
06/14/1988
|
|
Title:
|
INTERMEDIATE SPREADSHEET STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/1990
|
Application #:
|
07213556
|
Filing Dt:
|
06/30/1988
|
|
Title:
|
MULTI-PROCESSOR SYSTEM WITH CACHE MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/1990
|
Application #:
|
07317100
|
Filing Dt:
|
02/28/1989
|
|
Title:
|
PRIORITY APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/1991
|
Application #:
|
07333818
|
Filing Dt:
|
04/03/1989
|
|
Title:
|
INSTRUCTION PREFETCHER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/1994
|
Application #:
|
07348318
|
Filing Dt:
|
05/05/1989
|
|
Title:
|
MULTIPLE MODE MEMORY MODULE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/1991
|
Application #:
|
07405792
|
Filing Dt:
|
09/11/1989
|
|
Title:
|
PRIORITY APPARATUS HAVING PROGRAMMABLE NODE DWELL TIME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/1992
|
Application #:
|
07405794
|
Filing Dt:
|
09/11/1989
|
|
Title:
|
INPROVED CUP PIPELINE HAVING REGISTER FILE BYPASS AND WORKING REGISTER BYPASS ON UPDATE/ACCESS ADDRESS COMPARE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1992
|
Application #:
|
07463640
|
Filing Dt:
|
01/11/1990
|
|
Title:
|
REFERENCE AND CHANGE TABLE STORAGE SYSTEM FOR VIRTUAL MEMORY DATA PROCESSING SYSTEM HAVING A PLURALITY OF PROCESSORS ACCESSING COMMON MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/1995
|
Application #:
|
07580365
|
Filing Dt:
|
09/06/1990
|
|
Title:
|
MEMORY CONTROL UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/1994
|
Application #:
|
07649779
|
Filing Dt:
|
02/01/1991
|
|
Title:
|
MORPHOLOGICAL ANALYZER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/1993
|
Application #:
|
07724410
|
Filing Dt:
|
07/01/1991
|
|
Title:
|
A METHOD FOR OPERATING DATA PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/1994
|
Application #:
|
07912055
|
Filing Dt:
|
07/07/1992
|
|
Title:
|
APPARATUS AND METHOD FOR MAINTAINING CACHE/MAIN MEMORY CONSISTENCY UTILIZING A DUAL PORT FIFO BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/1995
|
Application #:
|
08083852
|
Filing Dt:
|
06/25/1993
|
|
Title:
|
MICROPROCESSOR HAVING EXTERNAL CONTROL STORE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/1995
|
Application #:
|
08135037
|
Filing Dt:
|
10/12/1993
|
|
Title:
|
VIRTUAL ADDRESS TRANSLATION HARDWARE ASSIST CIRCUIT AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/1994
|
Application #:
|
08154675
|
Filing Dt:
|
11/18/1993
|
|
Title:
|
APPARATUS FOR MANAGING PAGE ZERO ACCESSES IN A MULTI- PROCESSOR DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/1996
|
Application #:
|
08562228
|
Filing Dt:
|
11/22/1995
|
|
Title:
|
CLOCK FREQUENCY MULTIPLYING AND SQUARING CIRCUIT AND METHOD
|
|
