skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:046900/0136   Pages: 125
Recorded: 08/22/2018
Attorney Dkt #:046660-0056
Conveyance: AMENDED AND RESTATED U.S. PATENT SECURITY AGREEMENT (FOR NON-U.S. GRANTORS)
Total properties: 1130
Page 9 of 12
Pages: 1 2 3 4 5 6 7 8 9 10 11 12
1
Patent #:
8421176
Issue Dt:
04/16/2013
Application #:
12559923
Filing Dt:
09/15/2009
Publication #:
US20100078748
Pub Dt:
04/01/2010
Title:
MOS SOLID-STATE IMAGE PICKUP DEVICE
2
Patent #:
RE43025
Issue Dt:
12/13/2011
Application #:
12566533
Filing Dt:
09/24/2009
Title:
MIXED COMPOSITION INTERFACE LAYER AND METHOD OF FORMING
3
Patent #:
8278614
Issue Dt:
10/02/2012
Application #:
12576489
Filing Dt:
10/09/2009
Publication #:
US20100090095
Pub Dt:
04/15/2010
Title:
IMAGE SENSOR AND METHOD FOR MANUFACTURING THE SAME
4
Patent #:
NONE
Issue Dt:
Application #:
12607680
Filing Dt:
10/28/2009
Publication #:
US20100115172
Pub Dt:
05/06/2010
Title:
BRIDGE DEVICE HAVING A VIRTUAL PAGE BUFFER
5
Patent #:
8258593
Issue Dt:
09/04/2012
Application #:
12615075
Filing Dt:
11/09/2009
Publication #:
US20100117180
Pub Dt:
05/13/2010
Title:
IMAGE SENSOR HAVING DIELECTRIC LAYER WHICH ALLOWS FIRST IMPURITY REGION OF PHOTODIODE TO BE ISOLATED FROM CONTACT PLUG AND SECOND IMPURITY REGION OF THE PHOTODIODE TO CONTACT THE CONTACT PLUG
6
Patent #:
8194456
Issue Dt:
06/05/2012
Application #:
12617459
Filing Dt:
11/12/2009
Publication #:
US20100110794
Pub Dt:
05/06/2010
Title:
NON-VOLATILE SEMICONDUCTOR MEMORY HAVING MULTIPLE EXTERNAL POWER SUPPLIES
7
Patent #:
7929366
Issue Dt:
04/19/2011
Application #:
12619157
Filing Dt:
11/16/2009
Publication #:
US20100061172
Pub Dt:
03/11/2010
Title:
TEMPERATURE DETECTOR IN AN INTEGRATED CIRCUIT
8
Patent #:
8639912
Issue Dt:
01/28/2014
Application #:
12619355
Filing Dt:
11/16/2009
Publication #:
US20100064116
Pub Dt:
03/11/2010
Title:
METHOD AND SYSTEM FOR PACKET PROCESSING
9
Patent #:
7982532
Issue Dt:
07/19/2011
Application #:
12620749
Filing Dt:
11/18/2009
Publication #:
US20100066439
Pub Dt:
03/18/2010
Title:
SYSTEMS AND METHODS FOR MINIMIZING STATIC LEAKAGE OF AN INTEGRATED CIRCUIT
10
Patent #:
7977985
Issue Dt:
07/12/2011
Application #:
12621983
Filing Dt:
11/19/2009
Publication #:
US20100060347
Pub Dt:
03/11/2010
Title:
BIAS GENERATOR PROVIDING FOR LOW POWER, SELF-BIASED DELAY ELEMENT AND DELAY LINE
11
Patent #:
7817484
Issue Dt:
10/19/2010
Application #:
12623899
Filing Dt:
11/23/2009
Publication #:
US20100135089
Pub Dt:
06/03/2010
Title:
METHOD AND APPARATUS FOR SYNCHRONIZATION OF ROW AND COLUMN ACCESS OPERATIONS
12
Patent #:
8873575
Issue Dt:
10/28/2014
Application #:
12627574
Filing Dt:
11/30/2009
Publication #:
US20100135479
Pub Dt:
06/03/2010
Title:
NETWORK COMBINING WIRED AND NON-WIRED SEGMENTS
13
Patent #:
8982904
Issue Dt:
03/17/2015
Application #:
12627702
Filing Dt:
11/30/2009
Publication #:
US20100135480
Pub Dt:
06/03/2010
Title:
NETWORK COMBINING WIRED AND NON-WIRED SEGMENTS
14
Patent #:
7969917
Issue Dt:
06/28/2011
Application #:
12633071
Filing Dt:
12/08/2009
Publication #:
US20100154022
Pub Dt:
06/17/2010
Title:
LOCAL AREA NETWORK OF SERIAL INTELLIGENT CELLS
15
Patent #:
8045377
Issue Dt:
10/25/2011
Application #:
12635280
Filing Dt:
12/10/2009
Publication #:
US20100174854
Pub Dt:
07/08/2010
Title:
NON-VOLATILE MEMORY WITH DYNAMIC MULTI-MODE OPERATION
16
Patent #:
7893725
Issue Dt:
02/22/2011
Application #:
12638309
Filing Dt:
12/15/2009
Publication #:
US20100156483
Pub Dt:
06/24/2010
Title:
DELAY LOCKED LOOP CIRCUIT
17
Patent #:
8218707
Issue Dt:
07/10/2012
Application #:
12639531
Filing Dt:
12/16/2009
Publication #:
US20100109722
Pub Dt:
05/06/2010
Title:
INITIALIZATION CIRCUIT FOR DELAY LOCKED LOOP
18
Patent #:
7889580
Issue Dt:
02/15/2011
Application #:
12651707
Filing Dt:
01/04/2010
Publication #:
US20100097869
Pub Dt:
04/22/2010
Title:
MEMORY SYSTEM HAVING INCORRUPTED STROBE SIGNALS
19
Patent #:
8412968
Issue Dt:
04/02/2013
Application #:
12652897
Filing Dt:
01/06/2010
Publication #:
US20100174932
Pub Dt:
07/08/2010
Title:
CIRCUIT, SYSTEM AND METHOD FOR SELECTIVELY TURNING OFF INTERNAL CLOCK DRIVERS
20
Patent #:
8761186
Issue Dt:
06/24/2014
Application #:
12683731
Filing Dt:
01/07/2010
Publication #:
US20100103928
Pub Dt:
04/29/2010
Title:
TELEPHONE OUTLET WITH PACKET TELEPHONY ADAPTER, AND A NETWORK USING SAME
21
Patent #:
8209562
Issue Dt:
06/26/2012
Application #:
12684026
Filing Dt:
01/07/2010
Publication #:
US20100122104
Pub Dt:
05/13/2010
Title:
A DOUBLE DATA RATE CONVERTER CIRCUIT INCLUDES A DELAY LOCKED LOOP FOR PROVIDING THE PLURALITY OF CLOCK PHASE SIGNALS
22
Patent #:
7863954
Issue Dt:
01/04/2011
Application #:
12687541
Filing Dt:
01/14/2010
Publication #:
US20100117698
Pub Dt:
05/13/2010
Title:
TIMING VERNIER USING A DELAY LOCKED LOOP
23
Patent #:
8144528
Issue Dt:
03/27/2012
Application #:
12699627
Filing Dt:
02/03/2010
Publication #:
US20100202224
Pub Dt:
08/12/2010
Title:
MEMORY WITH DATA CONTROL
24
Patent #:
7868808
Issue Dt:
01/11/2011
Application #:
12700370
Filing Dt:
02/04/2010
Publication #:
US20100141491
Pub Dt:
06/10/2010
Title:
PHASE-LOCKED LOOP CIRCUITRY USING CHARGE PUMPS WITH CURRENT MIRROR CIRCUITRY
25
Patent #:
8300488
Issue Dt:
10/30/2012
Application #:
12705040
Filing Dt:
02/12/2010
Publication #:
US20100142304
Pub Dt:
06/10/2010
Title:
DYNAMIC RANDOM ACCESS MEMORY DEVICE AND METHOD FOR SELF-REFRESHING MEMORY CELLS WITH TEMPERATURE COMPENSATED SELF-REFRESH
26
Patent #:
8077527
Issue Dt:
12/13/2011
Application #:
12705345
Filing Dt:
02/12/2010
Publication #:
US20100232236
Pub Dt:
09/16/2010
Title:
SRAM LEAKAGE REDUCTION CIRCUIT
27
Patent #:
RE43552
Issue Dt:
07/24/2012
Application #:
12709198
Filing Dt:
02/19/2010
Title:
BLOCK PROGRAMMABLE PRIORITY ENCODER IN A CAM
28
Patent #:
8274120
Issue Dt:
09/25/2012
Application #:
12710744
Filing Dt:
02/23/2010
Publication #:
US20100155850
Pub Dt:
06/24/2010
Title:
TECHNIQUE FOR PROVIDING STRESS SOURCES IN TRANSISTORS IN CLOSE PROXIMITY TO A CHANNEL REGION BY RECESSING DRAIN AND SOURCE REGIONS
29
Patent #:
7893737
Issue Dt:
02/22/2011
Application #:
12714670
Filing Dt:
03/01/2010
Publication #:
US20100213994
Pub Dt:
08/26/2010
Title:
CHARGE PUMP FOR PLL/DLL
30
Patent #:
8023321
Issue Dt:
09/20/2011
Application #:
12719413
Filing Dt:
03/08/2010
Publication #:
US20100157684
Pub Dt:
06/24/2010
Title:
FLASH MEMORY PROGRAM INHIBIT SCHEME
31
Patent #:
8000144
Issue Dt:
08/16/2011
Application #:
12732745
Filing Dt:
03/26/2010
Publication #:
US20100182838
Pub Dt:
07/22/2010
Title:
METHOD AND SYSTEM FOR ACCESSING A FLASH MEMORY DEVICE
32
Patent #:
8830077
Issue Dt:
09/09/2014
Application #:
12741467
Filing Dt:
05/05/2010
Publication #:
US20100265082
Pub Dt:
10/21/2010
Title:
ELECTRONIC DEVICE
33
Patent #:
8466716
Issue Dt:
06/18/2013
Application #:
12742793
Filing Dt:
05/13/2010
Publication #:
US20100271088
Pub Dt:
10/28/2010
Title:
SYNTHESIZER, SYNTHESIZER MODULE, AND RECEPTION DEVICE AND ELECTRONIC DEVICE USING SAME
34
Patent #:
8873586
Issue Dt:
10/28/2014
Application #:
12753271
Filing Dt:
04/02/2010
Publication #:
US20100254362
Pub Dt:
10/07/2010
Title:
NETWORK COMBINING WIRED AND NON-WIRED SEGMENTS
35
Patent #:
8867506
Issue Dt:
10/21/2014
Application #:
12753458
Filing Dt:
04/02/2010
Publication #:
US20100254363
Pub Dt:
10/07/2010
Title:
NETWORK COMBINING WIRED AND NON-WIRED SEGMENTS
36
Patent #:
7945755
Issue Dt:
05/17/2011
Application #:
12757406
Filing Dt:
04/09/2010
Publication #:
US20100199057
Pub Dt:
08/05/2010
Title:
INDEPENDENT LINK AND BANK SELECTION
37
Patent #:
8400781
Issue Dt:
03/19/2013
Application #:
12757540
Filing Dt:
04/09/2010
Publication #:
US20110050320
Pub Dt:
03/03/2011
Title:
USING INTERRUPTED THROUGH-SILICON-VIAS IN INTEGRATED CIRCUITS ADAPTED FOR STACKING
38
Patent #:
8063417
Issue Dt:
11/22/2011
Application #:
12772604
Filing Dt:
05/03/2010
Publication #:
US20100244102
Pub Dt:
09/30/2010
Title:
INTEGRATED CIRCUIT DEVICE AND METHOD FOR FORMING THE SAME
39
Patent #:
8604593
Issue Dt:
12/10/2013
Application #:
12773340
Filing Dt:
05/04/2010
Publication #:
US20110090004
Pub Dt:
04/21/2011
Title:
RECONFIGURING THROUGH SILICON VIAS IN STACKED MULTI-DIE PACKAGES
40
Patent #:
8078821
Issue Dt:
12/13/2011
Application #:
12773531
Filing Dt:
05/04/2010
Publication #:
US20100217928
Pub Dt:
08/26/2010
Title:
SEMICONDUCTOR MEMORY ASYNCHRONOUS PIPELINE
41
Patent #:
7996485
Issue Dt:
08/09/2011
Application #:
12775696
Filing Dt:
05/07/2010
Publication #:
US20100250699
Pub Dt:
09/30/2010
Title:
METHOD AND APPARATUS FOR REDUCING POOL STARVATION IN A SHARED MEMORY SWITCH
42
Patent #:
7952923
Issue Dt:
05/31/2011
Application #:
12782047
Filing Dt:
05/18/2010
Publication #:
US20100226174
Pub Dt:
09/09/2010
Title:
MULTIPLE BIT PER CELL NON VOLATILE MEMORY APPARATUS AND SYSTEM HAVING POLARITY CONTROL AND METHOD OF PROGRAMMING SAME
43
Patent #:
8283959
Issue Dt:
10/09/2012
Application #:
12784157
Filing Dt:
05/20/2010
Publication #:
US20100225370
Pub Dt:
09/09/2010
Title:
FREQUENCY-DOUBLING DELAY LOCKED LOOP
44
Patent #:
8842472
Issue Dt:
09/23/2014
Application #:
12785099
Filing Dt:
05/21/2010
Publication #:
US20100226183
Pub Dt:
09/09/2010
Title:
PARTIAL BLOCK ERASE ARCHITECTURE FOR FLASH MEMORY
45
Patent #:
8183605
Issue Dt:
05/22/2012
Application #:
12791290
Filing Dt:
06/01/2010
Publication #:
US20100237431
Pub Dt:
09/23/2010
Title:
REDUCING TRANSISTOR JUNCTION CAPACITANCE BY RECESSING DRAIN AND SOURCE REGIONS
46
Patent #:
8533405
Issue Dt:
09/10/2013
Application #:
12812500
Filing Dt:
07/12/2010
Publication #:
US20100306482
Pub Dt:
12/02/2010
Title:
NONVOLATILE SEMICONDUCTOR MEMORY DEVICE
47
Patent #:
8620270
Issue Dt:
12/31/2013
Application #:
12816130
Filing Dt:
06/15/2010
Publication #:
US20110081890
Pub Dt:
04/07/2011
Title:
SYSTEM AND METHOD PROVIDING INTEROPERABILITY BETWEEN CELLULAR AND OTHER WIRELESS SYSTEMS
48
Patent #:
8296521
Issue Dt:
10/23/2012
Application #:
12827718
Filing Dt:
06/30/2010
Publication #:
US20100268874
Pub Dt:
10/21/2010
Title:
METHOD OF CONFIGURING NON-VOLATILE MEMORY FOR A HYBRID DISK DRIVE
49
Patent #:
7908429
Issue Dt:
03/15/2011
Application #:
12832121
Filing Dt:
07/08/2010
Publication #:
US20100275056
Pub Dt:
10/28/2010
Title:
APPARATUS AND METHOD OF PAGE PROGRAM OPERATION FOR MEMORY DEVICES WITH MIRROR BACK-UP OF DATA
50
Patent #:
7923370
Issue Dt:
04/12/2011
Application #:
12852082
Filing Dt:
08/06/2010
Publication #:
US20100297812
Pub Dt:
11/25/2010
Title:
METHOD FOR STACKING SERIALLY-CONNECTED INTEGRATED CIRCUITS AND MULTI-CHIP DEVICE MADE FROM SAME
51
Patent #:
8384449
Issue Dt:
02/26/2013
Application #:
12866951
Filing Dt:
08/10/2010
Publication #:
US20100315138
Pub Dt:
12/16/2010
Title:
SYNTHESIZER AND RECEPTION DEVICE USING THE SAME
52
Patent #:
7957211
Issue Dt:
06/07/2011
Application #:
12878601
Filing Dt:
09/09/2010
Publication #:
US20100329051
Pub Dt:
12/30/2010
Title:
METHOD AND APPARATUS FOR SYNCHRONIZATION OF ROW AND COLUMN ACCESS OPERATIONS
53
Patent #:
8289805
Issue Dt:
10/16/2012
Application #:
12879566
Filing Dt:
09/10/2010
Publication #:
US20110013455
Pub Dt:
01/20/2011
Title:
NON-VOLATILE MEMORY BANK AND PAGE BUFFER THEREFOR
54
Patent #:
8199598
Issue Dt:
06/12/2012
Application #:
12882931
Filing Dt:
09/15/2010
Publication #:
US20110002171
Pub Dt:
01/06/2011
Title:
MEMORY WITH OUTPUT CONTROL
55
Patent #:
8102708
Issue Dt:
01/24/2012
Application #:
12884939
Filing Dt:
09/17/2010
Publication #:
US20110007564
Pub Dt:
01/13/2011
Title:
FLASH MULTI-LEVEL THRESHOLD DISTRIBUTION SCHEME
56
Patent #:
8072832
Issue Dt:
12/06/2011
Application #:
12888158
Filing Dt:
09/22/2010
Publication #:
US20110007595
Pub Dt:
01/13/2011
Title:
ELECTRONIC EQUIPMENT SYSTEM AND SEMICONDUCTOR INTEGRATED CIRCUIT CONTROLLER
57
Patent #:
8064260
Issue Dt:
11/22/2011
Application #:
12903271
Filing Dt:
10/13/2010
Publication #:
US20110032773
Pub Dt:
02/10/2011
Title:
POWER SUPPLIES IN FLASH MEMORY DEVICES AND SYSTEMS
58
Patent #:
8619538
Issue Dt:
12/31/2013
Application #:
12912235
Filing Dt:
10/26/2010
Publication #:
US20110038368
Pub Dt:
02/17/2011
Title:
COMMUNICATION SYSTEM AND METHOD OVER LOCAL AREA NETWORK WIRING
59
Patent #:
8035413
Issue Dt:
10/11/2011
Application #:
12915796
Filing Dt:
10/29/2010
Publication #:
US20110043246
Pub Dt:
02/24/2011
Title:
DYNAMIC IMPEDANCE CONTROL FOR INPUT/OUTPUT BUFFERS
60
Patent #:
8594608
Issue Dt:
11/26/2013
Application #:
12922734
Filing Dt:
09/15/2010
Publication #:
US20110009083
Pub Dt:
01/13/2011
Title:
SYNTHESIZER AND RECEPTION DEVICE
61
Patent #:
8151238
Issue Dt:
04/03/2012
Application #:
12943549
Filing Dt:
11/10/2010
Publication #:
US20110057320
Pub Dt:
03/10/2011
Title:
SEMICONDUCTOR INTEGRATED CIRCUIT AND DESIGN METHOD THEREOF
62
Patent #:
8247903
Issue Dt:
08/21/2012
Application #:
12957878
Filing Dt:
12/01/2010
Publication #:
US20110133184
Pub Dt:
06/09/2011
Title:
SEMICONDUCTOR DEVICE
63
Patent #:
8421229
Issue Dt:
04/16/2013
Application #:
12958287
Filing Dt:
12/01/2010
Publication #:
US20110068474
Pub Dt:
03/24/2011
Title:
SEMICONDUCTOR DEVICE HAVING METAL LINES WITH SLITS
64
Patent #:
8966208
Issue Dt:
02/24/2015
Application #:
12967918
Filing Dt:
12/14/2010
Publication #:
US20110208906
Pub Dt:
08/25/2011
Title:
SEMICONDUCTOR MEMORY DEVICE WITH PLURAL MEMORY DIE AND CONTROLLER DIE
65
Patent #:
8049541
Issue Dt:
11/01/2011
Application #:
12986646
Filing Dt:
01/07/2011
Publication #:
US20110102034
Pub Dt:
05/05/2011
Title:
CHARGE PUMP FOR PLL/DLL
66
Patent #:
8207769
Issue Dt:
06/26/2012
Application #:
12986684
Filing Dt:
01/07/2011
Publication #:
US20110109365
Pub Dt:
05/12/2011
Title:
DELAY LOCKED LOOP CIRCUIT
67
Patent #:
8374047
Issue Dt:
02/12/2013
Application #:
13004461
Filing Dt:
01/11/2011
Publication #:
US20110103169
Pub Dt:
05/05/2011
Title:
DYNAMIC RANDOM ACCESS MEMORY DEVICE AND METHOD FOR SELF-REFRESHING MEMORY CELLS
68
Patent #:
8339826
Issue Dt:
12/25/2012
Application #:
13005774
Filing Dt:
01/13/2011
Publication #:
US20110110155
Pub Dt:
05/12/2011
Title:
STACKED SEMICONDUCTOR DEVICES INCLUDING A MASTER DEVICE
69
Patent #:
8432767
Issue Dt:
04/30/2013
Application #:
13006005
Filing Dt:
01/13/2011
Publication #:
US20110110165
Pub Dt:
05/12/2011
Title:
CLOCK MODE DETERMINATION IN A MEMORY SYSTEM
70
Patent #:
8279685
Issue Dt:
10/02/2012
Application #:
13019100
Filing Dt:
02/01/2011
Publication #:
US20110122719
Pub Dt:
05/26/2011
Title:
PRE-CHARGE VOLTAGE GENERATION AND POWER SAVING MODES
71
Patent #:
8294266
Issue Dt:
10/23/2012
Application #:
13027076
Filing Dt:
02/14/2011
Publication #:
US20110133338
Pub Dt:
06/09/2011
Title:
CONDUCTOR BUMP METHOD AND APPARATUS
72
Patent #:
8149032
Issue Dt:
04/03/2012
Application #:
13032175
Filing Dt:
02/22/2011
Publication #:
US20110204939
Pub Dt:
08/25/2011
Title:
CIRCUIT FOR CLAMPING CURRENT IN A CHARGE PUMP
73
Patent #:
8145832
Issue Dt:
03/27/2012
Application #:
13035580
Filing Dt:
02/25/2011
Publication #:
US20110238894
Pub Dt:
09/29/2011
Title:
NON-VOLATILE MEMORY DEVICES AND CONTROL AND OPERATION THEREOF
74
Patent #:
9098430
Issue Dt:
08/04/2015
Application #:
13038461
Filing Dt:
03/02/2011
Publication #:
US20110231739
Pub Dt:
09/22/2011
Title:
COMPOSITE SEMICONDUCTOR MEMORY DEVICE WITH ERROR CORRECTION
75
Patent #:
8513818
Issue Dt:
08/20/2013
Application #:
13038950
Filing Dt:
03/02/2011
Publication #:
US20110147927
Pub Dt:
06/23/2011
Title:
SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
76
Patent #:
8670262
Issue Dt:
03/11/2014
Application #:
13040254
Filing Dt:
03/03/2011
Publication #:
US20110153973
Pub Dt:
06/23/2011
Title:
HYBRID SOLID-STATE MEMORY SYSTEM HAVING VOLATILE AND NON-VOLATILE MEMORY
77
Patent #:
8462573
Issue Dt:
06/11/2013
Application #:
13040324
Filing Dt:
03/04/2011
Publication #:
US20110305098
Pub Dt:
12/15/2011
Title:
SEMICONDUCTOR MEMORY DEVICE WITH SENSE AMPLIFIER AND BITLINE ISOLATION
78
Patent #:
8502368
Issue Dt:
08/06/2013
Application #:
13042571
Filing Dt:
03/08/2011
Publication #:
US20120056335
Pub Dt:
03/08/2012
Title:
MULTI-CHIP PACKAGE WITH OFFSET DIE STACKING
79
Patent #:
8383514
Issue Dt:
02/26/2013
Application #:
13046197
Filing Dt:
03/11/2011
Publication #:
US20110163423
Pub Dt:
07/07/2011
Title:
METHOD FOR STACKING SERIALLY-CONNECTED INTEGRATED CIRCUITS AND MULTI-CHIP DEVICE MADE FROM SAME
80
Patent #:
8122218
Issue Dt:
02/21/2012
Application #:
13049487
Filing Dt:
03/16/2011
Publication #:
US20110202713
Pub Dt:
08/18/2011
Title:
SEMICONDUCTOR MEMORY ASYNCHRONOUS PIPELINE
81
Patent #:
8390334
Issue Dt:
03/05/2013
Application #:
13057055
Filing Dt:
02/01/2011
Publication #:
US20110133798
Pub Dt:
06/09/2011
Title:
SYNTHESIZER AND RECEPTION DEVICE AND ELECTRONIC DEVICE USING THE SAME
82
Patent #:
8295115
Issue Dt:
10/23/2012
Application #:
13072097
Filing Dt:
03/25/2011
Publication #:
US20110170367
Pub Dt:
07/14/2011
Title:
DYNAMIC RANDOM ACCESS MEMORY WITH FULLY INDEPENDENT PARTIAL ARRAY REFRESH FUNCTION
83
Patent #:
8582372
Issue Dt:
11/12/2013
Application #:
13073150
Filing Dt:
03/28/2011
Publication #:
US20110170352
Pub Dt:
07/14/2011
Title:
NAND FLASH MEMORY HAVING MULTIPLE CELL SUBSTRATES
84
Patent #:
8253438
Issue Dt:
08/28/2012
Application #:
13074291
Filing Dt:
03/29/2011
Publication #:
US20110260785
Pub Dt:
10/27/2011
Title:
LOW LEAKAGE AND DATA RETENTION CIRCUITRY
85
Patent #:
8587111
Issue Dt:
11/19/2013
Application #:
13090427
Filing Dt:
04/20/2011
Publication #:
US20120001314
Pub Dt:
01/05/2012
Title:
MULTI-CHIP PACKAGE WITH THERMAL FRAME AND METHOD OF ASSEMBLING
86
Patent #:
8737105
Issue Dt:
05/27/2014
Application #:
13091465
Filing Dt:
04/21/2011
Publication #:
US20110194365
Pub Dt:
08/11/2011
Title:
BRIDGE DEVICE ARCHITECTURE FOR CONNECTING DISCRETE MEMORY DEVICES TO A SYSTEM
87
Patent #:
8139414
Issue Dt:
03/20/2012
Application #:
13091479
Filing Dt:
04/21/2011
Publication #:
US20110194351
Pub Dt:
08/11/2011
Title:
SOURCE SIDE ASYMMETRICAL PRECHARGE PROGRAMMING SCHEME
88
Patent #:
8866303
Issue Dt:
10/21/2014
Application #:
13094613
Filing Dt:
04/26/2011
Publication #:
US20110309518
Pub Dt:
12/22/2011
Title:
SEMICONDUCTOR DEVICE WITH CONFIGURABLE THROUGH-SILICON VIAS
89
Patent #:
9030024
Issue Dt:
05/12/2015
Application #:
13094619
Filing Dt:
04/26/2011
Publication #:
US20110309519
Pub Dt:
12/22/2011
Title:
SEMICONDUCTOR DEVICE WITH THROUGH-SILICON VIAS
90
Patent #:
8300471
Issue Dt:
10/30/2012
Application #:
13096874
Filing Dt:
04/28/2011
Title:
NON-VOLATILE SEMICONDUCTOR MEMORY HAVING MULTIPLE EXTERNAL POWER SUPPLIES
91
Patent #:
8625352
Issue Dt:
01/07/2014
Application #:
13099791
Filing Dt:
05/03/2011
Publication #:
US20120127798
Pub Dt:
05/24/2012
Title:
METHOD AND APPARATUS FOR SHARING INTERNAL POWER SUPPLIES IN INTEGRATED CIRCUIT DEVICES
92
Patent #:
RE43947
Issue Dt:
01/29/2013
Application #:
13105749
Filing Dt:
05/11/2011
Title:
DELAY LOCKED LOOP CIRCUIT AND METHOD
93
Patent #:
8526227
Issue Dt:
09/03/2013
Application #:
13110399
Filing Dt:
05/18/2011
Publication #:
US20110317482
Pub Dt:
12/29/2011
Title:
PHASE CHANGE MEMORY WORD LINE DRIVER
94
Patent #:
8296598
Issue Dt:
10/23/2012
Application #:
13113550
Filing Dt:
05/23/2011
Publication #:
US20110228626
Pub Dt:
09/22/2011
Title:
DOUBLE DATA RATE OUTPUT CIRCUIT AND METHOD
95
Patent #:
8274825
Issue Dt:
09/25/2012
Application #:
13114523
Filing Dt:
05/24/2011
Publication #:
US20110222350
Pub Dt:
09/15/2011
Title:
MULTI-LEVEL CELL ACCESS BUFFER WITH DUAL FUNCTION
96
Patent #:
8724382
Issue Dt:
05/13/2014
Application #:
13117715
Filing Dt:
05/27/2011
Publication #:
US20110317487
Pub Dt:
12/29/2011
Title:
MULTIPLE-BIT PER CELL (MBC) NON-VOLATILE MEMORY APPARATUS AND SYSTEM HAVING POLARITY CONTROL AND METHOD OF PROGRAMMING SAME
97
Patent #:
8125257
Issue Dt:
02/28/2012
Application #:
13117934
Filing Dt:
05/27/2011
Publication #:
US20110316598
Pub Dt:
12/29/2011
Title:
APPARATUS AND METHOD FOR MODELING COARSE STEPSIZE DELAY ELEMENT AND DELAY LOCKED LOOP USING SAME
98
Patent #:
8208306
Issue Dt:
06/26/2012
Application #:
13154891
Filing Dt:
06/07/2011
Publication #:
US20110235424
Pub Dt:
09/29/2011
Title:
HIERARCHICAL COMMON SOURCE LINE STRUCTURE IN NAND FLASH MEMORY
99
Patent #:
8134406
Issue Dt:
03/13/2012
Application #:
13158862
Filing Dt:
06/13/2011
Publication #:
US20120001684
Pub Dt:
01/05/2012
Title:
SYSTEMS AND METHODS FOR MINIMIZING STATIC LEAKAGE OF AN INTEGRATED CIRCUIT
100
Patent #:
8270244
Issue Dt:
09/18/2012
Application #:
13159060
Filing Dt:
06/13/2011
Publication #:
US20110242906
Pub Dt:
10/06/2011
Title:
DUAL FUNCTION COMPATIBLE NON-VOLATILE MEMORY DEVICE
Assignor
1
CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.
Exec Dt:
07/31/2018
Assignee
1
CPPIB CREDIT INVESTMENTS, INC.
ONE QUEEN STREET EAST
TORONTO, CANADA M5C 2W5
Correspondence name and address
LATHAM & WATKINS LLP C/O ANGELA M. AMARU
885 THIRD AVENUE
NEW YORK, NY 10022

Search Results as of: 06/01/2024 08:33 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT