USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	033026/0152			Pages:	5
		Recorded:	06/04/2014
Attorney Dkt #:	SONYNJ 9.0-038
Conveyance:	ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).

Total properties: 10

Patent #:	6693449	Issue Dt:	02/17/2004	Application #:	09851512	Filing Dt:	05/08/2001
Title:	CIRCUIT AND METHOD FOR DETERMINING THE OPERATING POINT OF A SEMICONDUCTOR DEVICE

Patent #:	7157940	Issue Dt:	01/02/2007	Application #:	09888970	Filing Dt:	06/25/2001
Title:	SYSTEMS AND METHODS FOR A HIGH-SPEED DYNAMIC DATA BUS

Patent #:	NONE	Issue Dt:		Application #:	10810510	Filing Dt:	03/26/2004
Publication #:	US20050224942	Pub Dt:	10/13/2005
Title:	Semiconductor device with a plurality of ground planes

Patent #:	7673193	Issue Dt:	03/02/2010	Application #:	11208099	Filing Dt:	08/18/2005
Title:	PROCESSOR-MEMORY UNIT FOR USE IN SYSTEM-IN-PACKAGE AND SYSTEM-IN-MODULE DEVICES

Patent #:	7269524	Issue Dt:	09/11/2007	Application #:	11480234	Filing Dt:	06/30/2006
Title:	DELAY LOCK LOOP DELAY ADJUSTING METHOD AND APPARATUS

Patent #:	7706998	Issue Dt:	04/27/2010	Application #:	11853006	Filing Dt:	09/10/2007
Publication #:	US20080063126	Pub Dt:	03/13/2008
Title:	DELAY LOCK LOOP DELAY ADJUSTING METHOD AND APPARATUS

Patent #:	7808092	Issue Dt:	10/05/2010	Application #:	12346437	Filing Dt:	12/30/2008
Publication #:	US20090108393	Pub Dt:	04/30/2009
Title:	SEMICONDUCTOR DEVICE WITH A PLURALITY OF GROUND PLANES

Patent #:	7945824	Issue Dt:	05/17/2011	Application #:	12646540	Filing Dt:	12/23/2009
Publication #:	US20100100661	Pub Dt:	04/22/2010
Title:	PROCESSOR-MEMORY UNIT FOR USE IN SYSTEM-IN-PACKAGE AND SYSTEM-IN-MODULE DEVICES

Patent #:	7991572	Issue Dt:	08/02/2011	Application #:	12730795	Filing Dt:	03/24/2010
Publication #:	US20100228514	Pub Dt:	09/09/2010
Title:	DELAY LOCK LOOP DELAY ADJUSTING METHOD AND APPARATUS

Patent #:	8195992	Issue Dt:	06/05/2012	Application #:	13093720	Filing Dt:	04/25/2011
Publication #:	US20110202789	Pub Dt:	08/18/2011
Title:	PROCESSOR-MEMORY UNIT FOR USE IN SYSTEM-IN-PACKAGE AND SYSTEM-IN-MODULE DEVICES

Assignor

Exec Dt:

04/01/2014

Assignee

550 MADISON AVENUE

NEW YORK, NEW YORK 10022

Correspondence name and address
	LDLK&M
	600 SOUTH AVENUE WEST
	WESTFIELD, NJ 07090

Search Results as of: 05/28/2024 07:23 AM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6