Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 012312/0156 | |
| Pages: | 9 |
| | Recorded: | 11/20/2001 | | |
| Conveyance: | SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
10
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/1995
|
Application #:
|
07389334
|
Filing Dt:
|
08/03/1989
|
|
Title:
|
HIGH PERFORMANCE, LOW COST MICROPROCESSOR WITH COMBINATION STACK AND REGISTER ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/1995
|
Application #:
|
07846180
|
Filing Dt:
|
03/05/1992
|
|
Title:
|
AN INTERFACING SYSTEM USING AN AUTO-ADAPTING MULTI-PORTED CONTROL MODULE BETWEEN AN I/O PORT AND A PLURALITY OF PERIPHERAL ADAPTERS VIA BUS EXTENDING CABLES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/1997
|
Application #:
|
08346438
|
Filing Dt:
|
11/29/1994
|
|
Title:
|
PENETRATING MICROWAVE RADAR GROUND PLANE ANTENNA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/1996
|
Application #:
|
08480206
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
HIGH PERFORMANCE, LOW COST MICROPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/1997
|
Application #:
|
08482185
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
MICROPOCESSOR SYSTEM WITH HIERARCHICAL STACK AND METHOD OF OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/1998
|
Application #:
|
08484918
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
HIGH PERFORMANCE MICROPROCESSOR HAVING VARIABLE SPEED SYSTEM CLOCK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1998
|
Application #:
|
08484935
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
HIGH PERFORMANCE MICROPROCESSOR USING INSTRUCTIONS THAT OPERATE WITHIN INSTRUCTION GROUPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/1997
|
Application #:
|
08485031
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
DATA PROCESSING SYSTEM HAVING LOAD DEPENDENT BUS TIMING
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09779395
|
Filing Dt:
|
02/07/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/08/2002
| | | | |
|
Title:
|
System and method for optimizing power/performance in network-centric microprocessor-controlled devices
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09872762
|
Filing Dt:
|
06/01/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
|
Title:
|
Method and device for executing network-centric program code with reduced memory
|
|
|
Assignee
|
|
|
|
|
| SUITE 300 |
| 300 COLONIAL CENTER PARKWAY |
| ROSWELL, GEORGIA 30076 |
|
|
Correspondence name and address
|
| |
WOMBLE, CARLYLE, SANDRIDGE & RICE, PLLC
|
| |
JOHN J. TIMAR, ESQ.
|
| |
P.O. BOX 725388
|
| |
ATLANTA, GA 31139-9388
|
Search Results as of:
05/31/2024 01:09 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
