Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 042593/0164 | |
| Pages: | 6 |
| | Recorded: | 05/26/2017 | | |
| Attorney Dkt #: | 113585-0101 |
| Conveyance: | CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
7
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
09967419
|
Filing Dt:
|
09/28/2001
|
|
Publication #:
|
|
Pub Dt:
|
04/03/2003
| | | | |
|
Title:
|
DIGITAL TRANSMITTER WITH CONSTRAINED ENVELOPE AND SPECTRAL REGROWTH OVER A PLURALITY OF CARRIERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2006
|
Application #:
|
10798576
|
Filing Dt:
|
03/12/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
|
Title:
|
PROCESS AND APPARATUS FOR THE THERMAL DEGASSING OF THE WORKING MEDIUM OF A TWO-PHASE PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2009
|
Application #:
|
11289390
|
Filing Dt:
|
11/30/2005
|
|
Publication #:
|
|
Pub Dt:
|
01/11/2007
| | | | |
|
Title:
|
DEVICES WITH ADJUSTABLE DUAL-POLARITY TRIGGER- AND HOLDING-VOLTAGE/CURRENT FOR HIGH LEVEL OF ELECTROSTATIC DISCHARGE PROTECTION IN SUB-MICRON MIXED SIGNAL CMOS/BICMOS INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
11295901
|
Filing Dt:
|
12/07/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
|
Title:
|
PROGRAMMABLE SUBSCRIBER LINE CIRCUIT PARTITIONED INTO HIGH VOLTAGE INTERFACE AND DIGITAL CONTROL SUBSECTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11499560
|
Filing Dt:
|
08/03/2006
|
|
Publication #:
|
|
Pub Dt:
|
02/07/2008
| | | | |
|
Title:
|
AMPLIFIER WITH IMPROVED COMPENSATION TOPOLOGY AND RELATED AMPLIFIER CIRCUIT, SYSTEM, AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
12420264
|
Filing Dt:
|
04/08/2009
|
|
Publication #:
|
|
Pub Dt:
|
10/22/2009
| | | | |
|
Title:
|
DEVICES WITH ADJUSTABLE DUAL-POLARITY TRIGGER - AND HOLDING-VOLTAGE/CURRENT FOR HIGH LEVEL OF ELECTROSTATIC DISCHARGE PROTECTION IN SUB-MICRON MIXED SIGNAL CMOS/BICMOS INTEGRATED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
12712170
|
Filing Dt:
|
02/24/2010
|
|
Title:
|
LEADFRAME STRUCTURES FOR SEMICONDUCTOR PACKAGES
|
|
|
Assignee
|
|
|
|
|
| 1001 MURPHY RANCH ROAD |
| MILPITAS, CALIFORNIA 95035 |
|
|
Correspondence name and address
|
| |
MARK J. DANIELSON
|
| |
975 PAGE MILL ROAD
|
| |
PALO ALTO, CA 94304
|
Search Results as of:
05/23/2024 03:01 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
