Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 058307/0176 | |
| Pages: | 6 |
| | Recorded: | 12/06/2021 | | |
| Attorney Dkt #: | 050677-000002 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
13
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
09761173
|
Filing Dt:
|
01/16/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/18/2002
| | | | |
|
Title:
|
SECURE WIRELESS LAN DEVICE INCLUDING TAMPER RESISTANT FEATURE AND ASSOCIATED METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
10084614
|
Filing Dt:
|
02/28/2002
|
|
Publication #:
|
|
Pub Dt:
|
10/24/2002
| | | | |
|
Title:
|
INTEGRATED BEAMFORMER/MODEM ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2007
|
Application #:
|
10798074
|
Filing Dt:
|
03/11/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
|
Title:
|
ENFORCING COMPUTER SECURITY UTILIZING AN ADAPTIVE LATTICE MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
10843226
|
Filing Dt:
|
05/11/2004
|
|
Publication #:
|
|
Pub Dt:
|
11/17/2005
| | | | |
|
Title:
|
SYSTEMS AND METHODS FOR INTERCONNECTION OF MULTIPLE FPGA DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
10903785
|
Filing Dt:
|
07/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/07/2005
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR A SECURE I/O INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2010
|
Application #:
|
10962953
|
Filing Dt:
|
10/12/2004
|
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
|
Title:
|
WIRELESS ULTRA WIDEBAND NETWORK HAVING INTERFERENCE MITIGATION AND RELATED METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
10963392
|
Filing Dt:
|
10/12/2004
|
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
|
Title:
|
WIRELESS ULTRA WIDEBAND NETWORK HAVING FREQUENCY BIN TRANSMISSION LEVEL SETTING AND RELATED METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2008
|
Application #:
|
11529712
|
Filing Dt:
|
09/28/2006
|
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
|
Title:
|
SYSTEMS AND METHODS FOR WRITING DATA WITH A FIFO INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
11529713
|
Filing Dt:
|
09/28/2006
|
|
Publication #:
|
|
Pub Dt:
|
11/29/2007
| | | | |
|
Title:
|
SYSTEMS AND METHODS FOR DATA TRANSFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2011
|
Application #:
|
11600934
|
Filing Dt:
|
11/16/2006
|
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
|
Title:
|
RECONFIGURABLE COMMUNICATIONS INFRASTRUCTURE FOR ASIC NETWORKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
11855714
|
Filing Dt:
|
09/14/2007
|
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
|
Title:
|
HIGH SPEED PACKET PROCESSING IN A WIRELESS NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
12697112
|
Filing Dt:
|
01/29/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR A SECURE I/O INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2014
|
Application #:
|
13665144
|
Filing Dt:
|
10/31/2012
|
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
|
Title:
|
External Reference Monitor
|
|
|
Assignee
|
|
|
|
|
| THE HYDE BUILDING, SUITE 23, |
| THE PARK, CARRICKMINES, |
| DUBLIN, IRELAND 18 |
|
|
Correspondence name and address
|
| |
VORYS, SATER, SEYMOUR AND PEASE LLP
|
| |
1909 K STREET NW
|
| |
SUITE 900
|
| |
WASHINGTON, DC 20006-1152
|
Search Results as of:
05/25/2024 09:35 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
