Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 020518/0215 | |
| Pages: | 18 |
| | Recorded: | 02/16/2008 | | |
| Attorney Dkt #: | 32731 |
| Conveyance: | SECURITY AGREEMENT |
|
Total properties:
208
Page
3
of
3
Pages:
1 2 3 |
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
11897872
|
Filing Dt:
|
08/31/2007
|
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
|
Title:
|
ADAPTIVE FILTER FOR USE IN ECHO REDUCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11899218
|
Filing Dt:
|
09/04/2007
|
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE COMPRISING PASSIVE COMPONENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
11909394
|
Filing Dt:
|
09/21/2007
|
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
|
Title:
|
METHOD FOR RACE PREVENTION AND A DEVICE HAVING RACE PREVENTION CAPABILITIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
11909398
|
Filing Dt:
|
09/21/2007
|
|
Publication #:
|
|
Pub Dt:
|
12/09/2010
| | | | |
|
Title:
|
CHARGE PUMP AND CONTROL SCHEME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
11910054
|
Filing Dt:
|
09/28/2007
|
|
Publication #:
|
|
Pub Dt:
|
07/31/2008
| | | | |
|
Title:
|
SEMICONDUCTOR WAFER WITH LOW-K DIELECTRIC LAYER AND PROCESS FOR FABRICATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
11910062
|
Filing Dt:
|
09/28/2007
|
|
Publication #:
|
|
Pub Dt:
|
10/30/2008
| | | | |
|
Title:
|
METHOD FOR NOISE REDUCTION IN A PHASE LOCKED LOOP AND A DEVICE HAVING NOISE REDUCTION CAPABILITIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
11910067
|
Filing Dt:
|
09/28/2007
|
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
|
Title:
|
METHOD AND DEVICE FOR TRANSMITTING A SEQUENCE OF TRANSMISSION BURSTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2012
|
Application #:
|
11910069
|
Filing Dt:
|
09/28/2007
|
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR REDUCING POWER CONSUMPTION OF A TRANSISTOR-BASED CIRCUIT HAVING MULTIPLE OPERATIONAL MODES CHARACTERIZED BY DIFFERENT POWER CONSUMPTION LEVEL
|
|
|
Assignee
|
|
|
|
|
| 390 GREENWICH ST |
| NEW YORK, NEW YORK 10013 |
|
|
Correspondence name and address
|
| |
IP RESEARCH PLUS, INC.
|
| |
21 TADCASTER CIRCLE
|
| |
ATTN: PENELOPE J.A. AGODOA
|
| |
WALDORF, MD 20602
|
Search Results as of:
05/28/2024 03:12 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
