Total properties:
372
Page
2
of
4
Pages:
1 2 3 4
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1993
|
Application #:
|
07938715
|
Filing Dt:
|
09/01/1992
|
|
Title:
|
HIGH PERFORMANCE MANTISSA DIVIDER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/1994
|
Application #:
|
07950628
|
Filing Dt:
|
09/24/1992
|
|
Title:
|
CLOCK START UP STABILIZATION FOR COMPUTER SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/1994
|
Application #:
|
07969789
|
Filing Dt:
|
10/29/1992
|
|
Title:
|
METHOD FOR INSERTING A PATH INSTRUCTION DURING COMPLIATION OF COMUTER PROGRAMS FOR PROCESSORS HAVING MULTIPLE FUNCTIONAL UNITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/1994
|
Application #:
|
07973598
|
Filing Dt:
|
11/09/1992
|
|
Title:
|
DUAL LEVEL SCHEDULING OF PROCESSES TO MULTIPLE PARALLEL REGIONS OF A MULTI-THREADED PROGRAM ON A TIGHTLY COUPLED MULTIPROCESSOR COMPUTER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/1994
|
Application #:
|
07983086
|
Filing Dt:
|
11/19/1992
|
|
Title:
|
APPARATUS FOR COOLING DAUGHTER BOARDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/1996
|
Application #:
|
07983979
|
Filing Dt:
|
11/30/1992
|
|
Title:
|
DIRECTION ORDER PRIORITY ROUTING OF PACKETS BETWEEN NODES IN A NETWORKED SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/1997
|
Application #:
|
07993016
|
Filing Dt:
|
12/18/1992
|
|
Title:
|
A COMPUTER-IMPLEMENTED METHOD AND AN APPARATUS FOR CONVERTING DATA ACCORDING TO A SELECTED DATA TRANSFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
08003000
|
Filing Dt:
|
01/11/1993
|
|
Title:
|
METHOD AND APPARATUS FOR USER SIDE SCHEDULING IN A MULTIPROCESSOR OPERATING SYSTEM PROGRAM THAT IMPLEMENTS DISTRIBUTIVE SCHEDULING OF PROCESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1993
|
Application #:
|
08009576
|
Filing Dt:
|
01/26/1993
|
|
Title:
|
RETAINING AND RELEASE MECHANISM FOR COMPUTER STORAGE DEVICES INCLUDING A PAWL LATCH ASSEMBLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1993
|
Application #:
|
08013165
|
Filing Dt:
|
02/02/1993
|
|
Title:
|
SYNCHRONIZED STEREOSCOPIC DISPLAY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/1996
|
Application #:
|
08027049
|
Filing Dt:
|
03/05/1993
|
|
Title:
|
OPTICAL CLOCK DISTRIBUTION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/1994
|
Application #:
|
08033423
|
Filing Dt:
|
03/18/1993
|
|
Title:
|
ERROR RECOVERY METHOD AND APPARATUS FOR HIGH PERFORMANCE DISK DRIVES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/1995
|
Application #:
|
08038143
|
Filing Dt:
|
03/26/1993
|
|
Title:
|
METHOD FOR USE IN DESIGNING AN ARBITRARILY SHAPED OBJECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/1996
|
Application #:
|
08042801
|
Filing Dt:
|
03/23/1993
|
|
Title:
|
METHOD AND APPARATUS FOR DISPLAYING DATA WITHIN A THREE-DIMENSIONAL INFORMATION LANDSCAPE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/1994
|
Application #:
|
08056650
|
Filing Dt:
|
05/03/1993
|
|
Title:
|
PRINTED CIRCUIT BOARD WITH COOLING MONITORING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/1995
|
Application #:
|
08072655
|
Filing Dt:
|
06/04/1993
|
|
Title:
|
SYSTEM HAVING INTEGRATED DISPATCHER FOR SELF SCHEDULING PROCESSORS TO EXECUTE MULTIPLE TYPES OF PROCESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/1995
|
Application #:
|
08098204
|
Filing Dt:
|
07/28/1993
|
|
Title:
|
METHOD FOR ADJUSTING CLOCK SKEW
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/1995
|
Application #:
|
08098503
|
Filing Dt:
|
07/28/1993
|
|
Title:
|
METHOD OF ADJUSTING FOR CLOCK SKEW
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/1996
|
Application #:
|
08128080
|
Filing Dt:
|
09/29/1993
|
|
Title:
|
A SYSTEM AND METHOD OF IMPLEMENTING READ RESOURCES TO MAINTAIN CACHE COHERENCY IN A MULTIPROCESSOR ENVIRONMENT PERMITTING SPLIT TRANSACTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/1997
|
Application #:
|
08128081
|
Filing Dt:
|
09/29/1993
|
|
Title:
|
SYSTEM AND METHOD FOR PIGGYBACKING OF READ RESPONSES ON A SHARED MEMORY MULTIPROCESSOR BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/1996
|
Application #:
|
08128082
|
Filing Dt:
|
09/29/1993
|
|
Title:
|
A SYSTEM AND METHOD FOR FAIR ARBITRATION ON A MULTI-DOMAIN MULTIPROCESSOR BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/1996
|
Application #:
|
08128720
|
Filing Dt:
|
09/30/1993
|
|
Title:
|
SYSTEM AND METHOD FOR GENERATING A READ-MODIFY-WRITE OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/1994
|
Application #:
|
08129437
|
Filing Dt:
|
09/30/1993
|
|
Title:
|
MULTIPROCESSING SYSTEM USING INDIRECT ADDRESSING TO ACCESS RESPECTIVE LOCAL SEMAPHORE REGISTERS BITS FOR SETTING THE BIT OR BRANCHING IF THE BIT IS SET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/1996
|
Application #:
|
08141259
|
Filing Dt:
|
10/22/1993
|
|
Title:
|
METHOD AND APPARATUS FOR LOCKING SHARED MEMORY LOCATIONS IN MULTIPROCESSING SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/1995
|
Application #:
|
08149967
|
Filing Dt:
|
11/10/1993
|
|
Title:
|
CONFIGURABLE SPARE MEMORY CHIPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/1998
|
Application #:
|
08165118
|
Filing Dt:
|
12/10/1993
|
|
Title:
|
SYSTEM AND METHOD OF ADDRESSING DISTRIBUTED MEMORY WITHIN A MASSIVELY PARALLEL PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/1995
|
Application #:
|
08165265
|
Filing Dt:
|
12/10/1993
|
|
Title:
|
BARRIER SYNCHRONIZATION FOR DISTRIBUTED MEMORY MASSIVELY PARALLEL PROCESSING SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/1996
|
Application #:
|
08165266
|
Filing Dt:
|
12/10/1993
|
|
Title:
|
SYSTEM FOR ALLOCATING MESSAGES BETWEEN VIRTUAL CHANNELS TO AVOID DEADLOCK AND TO OPTIMIZE THE AMOUNT OF MESSAGE TRAFFIC ON EACH TYPE OF VIRTUAL CHANNEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/1996
|
Application #:
|
08165379
|
Filing Dt:
|
12/10/1993
|
|
Title:
|
METHOD FOR THE DYNAMIC ALLOCATION OF ARRAY SIZES IN A MULTIPROCESSOR SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/1997
|
Application #:
|
08165388
|
Filing Dt:
|
12/10/1993
|
|
Title:
|
RECURSIVE ADDRESS CENTRIFUGE FOR DISTRIBUTED MEMORY MASSIVELY PARALLEL PROCESSING SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/1995
|
Application #:
|
08165747
|
Filing Dt:
|
12/10/1993
|
|
Title:
|
REPETITIVE SIGNAL DETECTOR FOR PREVENTING THERMAL RUNAWAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1998
|
Application #:
|
08165814
|
Filing Dt:
|
12/13/1993
|
|
Title:
|
VIRTUAL TO LOGICAL TO PHYSICAL ADDRESS TRANSLATION FOR DISTRIBUTED MEMORY MASSIVELY PARALLEL PROCESSING SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/1996
|
Application #:
|
08166293
|
Filing Dt:
|
12/13/1993
|
|
Title:
|
METHOD OF MANAGING DISTRIBUTED MEMORY WITHIN A MASSIVELY PARALLEL PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/1996
|
Application #:
|
08166443
|
Filing Dt:
|
12/13/1993
|
|
Title:
|
MESSAGING FACILITY WITH HARDWARE TAIL POINTER AND SOFTWARE IMPLEMENTED HEAD POINTER MESSAGE QUEUE FOR DISTRIBUTED MEMORY MASSIVELY PARALLEL PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08166451
|
Filing Dt:
|
12/13/1993
|
|
Title:
|
METHOD FOR THE DYNAMIC ALLOCATION OF PAGE SIZES IN VIRTUAL MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/1995
|
Application #:
|
08168165
|
Filing Dt:
|
12/17/1993
|
|
Title:
|
BRACKET FOR A CPU DAUGHTER CARD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/1996
|
Application #:
|
08168166
|
Filing Dt:
|
12/17/1993
|
|
Title:
|
DISK DRIVE BRACKET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/1996
|
Application #:
|
08173923
|
Filing Dt:
|
12/28/1993
|
|
Title:
|
METHOD AND APPARATUS FOR A MULTIPROCESSOR RESOURCE LOCKOUT INSTRUCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/1996
|
Application #:
|
08186248
|
Filing Dt:
|
01/25/1994
|
|
Title:
|
SYSTEM AND METHOD OF GENERATING OBJECT CODE USING AGGREGATE INSTRUCTION MOVEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/1996
|
Application #:
|
08186268
|
Filing Dt:
|
01/25/1994
|
|
Title:
|
LOOP SCHEDULER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/1995
|
Application #:
|
08200921
|
Filing Dt:
|
02/22/1994
|
|
Title:
|
REAL TIME I/O OPERATION IN A VECTOR PROCESSING COMPUTER SYSTEM BY RUNNING DESIGNATED PROCESSORS IN PRIVILEGED MODE AND BYPASS THE OPERATING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08205990
|
Filing Dt:
|
03/04/1994
|
|
Title:
|
ARRANGEMENT FOR MODIFYING ELECTRICAL PRINTED CIRCUIT BOARDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/1996
|
Application #:
|
08218997
|
Filing Dt:
|
03/29/1994
|
|
Title:
|
VECTOR SHIFT FUNCTIONAL UNIT FOR SUCCESSIVELY SHIFTING OPERANDS STORED IN A VECTOR REGISTER BY CORRESPONDING SHIFT COUNTS STORED IN ANOTHER VECTOR REGISTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/1995
|
Application #:
|
08231996
|
Filing Dt:
|
04/21/1994
|
|
Title:
|
OPTICAL CLOCK DISTRIBUTION METHOD AND APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/1994
|
Application #:
|
08233222
|
Filing Dt:
|
04/26/1994
|
|
Title:
|
APPARATUS AND METHOD FOR TESTING OF NEW OPERATING SYSTEMS THROUGH PRIVILEGED INSTRUCTION TRAPPING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/1995
|
Application #:
|
08249084
|
Filing Dt:
|
05/25/1994
|
|
Title:
|
METHOD AND APPARATUS FOR SEPARATE MARK AND WAIT INSTRUCTIONS FOR PROCESSORS HAVING MULTIPLE MEMORY PORTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/1996
|
Application #:
|
08268660
|
Filing Dt:
|
06/29/1994
|
|
Title:
|
INTERLEAVED MEMORY ACCESS SYSTEM HAVING VARIABLE-SIZED SEGMENTS LOGICAL ADDRESS SPACES AND MEANS FOR DIVIDING/MAPPING PHYSICAL ADDRESS INTO HIGHER AND LOWER ORDER ADDRESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/1996
|
Application #:
|
08269444
|
Filing Dt:
|
06/30/1994
|
|
Title:
|
THREE DIMENSIONAL MODEL WITH THREE DIMENSIONAL POINTERS AND MULTIMEDIA FUNCTIONS LINKED TO THE POINTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/1995
|
Application #:
|
08277776
|
Filing Dt:
|
07/20/1994
|
|
Title:
|
RESPONDING TO SERVICE REQUESTS USING MINIMAL SYSTEM-SIDE CONTEXT IN A MULTIPROCESSOR ENVIRONMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/1997
|
Application #:
|
08294823
|
Filing Dt:
|
08/26/1994
|
|
Title:
|
SYSTEM AND METHOD FOR CONDITIONALLY COMPILING A SOFTWARE COMPILATION UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/1997
|
Application #:
|
08325155
|
Filing Dt:
|
10/20/1994
|
|
Title:
|
SYSTEM AND METHOD FOR ENABLING, WITHOUT RECOMPILATION, MODIFICATION OF CLASS DEFINITIONS AND IMPLEMENTATIONS IN AN OBJECT-ORIENTED COMPUTER PROGRAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/1997
|
Application #:
|
08331730
|
Filing Dt:
|
10/31/1994
|
|
Title:
|
EXTENDIBLE CLOCK MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08333133
|
Filing Dt:
|
11/01/1994
|
|
Title:
|
STREAM BUFFERS FOR HIGH-PERFORMANCE COMPUTER MEMORY SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2001
|
Application #:
|
08340238
|
Filing Dt:
|
11/16/1994
|
|
Title:
|
APPARATUS AND METHOD FOR TESTING USING CLOCKED TEST ACCESS PORT CONTROLLER FOR LEVEL SENSITIVE SCAN DESIGNS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08344236
|
Filing Dt:
|
11/23/1994
|
|
Title:
|
OUTER LOOP VECTORIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/1998
|
Application #:
|
08348056
|
Filing Dt:
|
12/01/1994
|
|
Title:
|
ASSOCIATIVE SCALAR DATA CACHE WITH WRITE-THROUGH CAPABILITIES FOR A VECTOR PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/1996
|
Application #:
|
08363599
|
Filing Dt:
|
12/23/1994
|
|
Title:
|
A CENTRAL PROCESSING UNIT FOR PROCESSING A PLURALITY OF THREADS USING DEDICATED GENERAL PURPOSE REGISTERS AND MASQUE REGISTER FOR PROVIDING ACCESS TO THE REGISTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/1996
|
Application #:
|
08379123
|
Filing Dt:
|
01/27/1995
|
|
Title:
|
METHOD AND APPARATUS FOR ACCESSING GLOBAL REGISTERS IN A MULTIPROCESSOR SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/1997
|
Application #:
|
08395320
|
Filing Dt:
|
02/28/1995
|
|
Title:
|
METHOD AND APPARATUS FOR CHAINING VECTOR INSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/1996
|
Application #:
|
08406571
|
Filing Dt:
|
03/20/1995
|
|
Title:
|
BOUNDARY SCAN TESTING USING CLOCKED SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/1997
|
Application #:
|
08407808
|
Filing Dt:
|
03/20/1995
|
|
Title:
|
COMMUNICATION PROTOCOL FOR TRANSFERRING INFORMATION ACROSS A #S SERIAL COMMUNICATION LINK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/1997
|
Application #:
|
08421566
|
Filing Dt:
|
04/13/1995
|
|
Title:
|
ADAPTIVE ROUTING MECHANISM FOR TORUS INTERCONNECTION NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/1997
|
Application #:
|
08422072
|
Filing Dt:
|
04/13/1995
|
|
Title:
|
SYSTEM FOR RANDOMLY MODIFYING VIRTUAL CHANNEL ALLOCATION AND ACCEPTING THE RANDOM MODIFICATION BASED ON THE COST FUNCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/1998
|
Application #:
|
08431704
|
Filing Dt:
|
04/27/1995
|
|
Title:
|
EFFICIENT ULTRA LOW DROP OUT POWER REGULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/1997
|
Application #:
|
08435451
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
HIERARCHICAL FAT HYPERCUBE ARCHITECTURE FOR PARALLEL PROCESSING SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/1998
|
Application #:
|
08435452
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
PROGRAMMABLE, DISTRIBUTED NETWORK ROUTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/1998
|
Application #:
|
08435453
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
A SYSTEM AND METHOD FOR THE SYNCHRONOUS TRANSMISSION OF DATA IN A COMMUNICATION NETWORK UTILIZING A SOURCE CLOCK SIGNAL TO LATCH SERIAL DATA INTO FIRST REGISTERS AND A HANDSHAKE SIGNAL TO LATCH PARALLEL DATA INTO SECOND REGISTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08435455
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
DISTRIBUTED GLOBAL CLOCK SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/1997
|
Application #:
|
08435456
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
SYSTEM AND METHOD FOR NETWORK EXPLORATION AND ACCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/1998
|
Application #:
|
08435459
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
SYSTEM AND METHOD FOR MAINTAINING COHERENCY OF VIRTUAL-TO-PHYSICAL MEMORY TRANLATIONS IN A MULTIPROCESSOR COMPUTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/1997
|
Application #:
|
08435460
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
DIRECTORY-BASED COHERENCE PROTOCOL ALLOWING EFFICIENT DROPPING OF CLEAN-EXCLUSIVE DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
08435462
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
SYSTEM AND METHOD FOR MULTIPROCESSOR PARTITIONING TO SUPPORT HIGH AVAILABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/1997
|
Application #:
|
08435463
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
CACHE COHERENCY USING FLEXIBLE DIRECTORY BIT VECTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/1998
|
Application #:
|
08450251
|
Filing Dt:
|
05/25/1995
|
|
Title:
|
BARRIER AND EUREKA SYNCHRONIZATION ARCHITECTURE FOR MULTIPROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/1998
|
Application #:
|
08455238
|
Filing Dt:
|
05/31/1995
|
|
Title:
|
SYSTEM AND METHOD FOR OPTIMIZING A SOURCE CODE REPRESENTATION AS A FUNCTION OF RESOURCE UTILIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/1997
|
Application #:
|
08478802
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
A COMPUTER-IMPLEMENTED METHOD AND AN APPARATUS FOR INPUTTING DATA STRUCTURE CHARACTERISTICS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/1997
|
Application #:
|
08478815
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
VECTOR PROCESSOR HAVING FUNCTIONAL UNIT PATHS OF DIFFERING PIPELINE LENGTHS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/1998
|
Application #:
|
08481060
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
DATA PROCESSING SYSTEM FOR PROCESSING ONE AND TWO PARCEL INSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/1998
|
Application #:
|
08484103
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
METHOD OF PROCESSING CONDITIONAL BRANCH INSTRUCTIONS IN SCALAR/VECTOR PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/1997
|
Application #:
|
08484124
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
METHOD OF PROCESSING A SEQUENCE OF CONDITIONAL VECTOR IF STATEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/1998
|
Application #:
|
08485017
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
PARTITIONED ADDRESSING APPARATUS FOR VECTOR/SCALAR REGISTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/1997
|
Application #:
|
08486612
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
VECTOR/SCALAR PROCESSOR WITH SIMULTANEOUS PROCESSING AND INSTRUCTION CACHE FILLING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/1996
|
Application #:
|
08487952
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
VECTOR PROCESSOR HAVING REGISTERS FOR CONTROL BY VECTOR REGISTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/1998
|
Application #:
|
08520408
|
Filing Dt:
|
08/29/1995
|
|
Title:
|
HEATSINK AND METHOD OF FORMING A HEATSINK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1999
|
Application #:
|
08521027
|
Filing Dt:
|
08/29/1995
|
|
Title:
|
CROSS-MODULE OPTIMIZATION FOR DYNAMICALLY-SHARED PROGRAMS AND LIBRARIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/1998
|
Application #:
|
08521566
|
Filing Dt:
|
08/30/1995
|
|
Title:
|
VECTOR WORD SHIFT BY VO SHIFT COUNT IN VECTOR SUPERCOMPUTER PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/1997
|
Application #:
|
08522953
|
Filing Dt:
|
09/01/1995
|
|
Title:
|
FOUR-DIMENSIONAL GRAPHICAL USER INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08539524
|
Filing Dt:
|
10/06/1995
|
|
Title:
|
SYSTEM AND MERTHOD FOR UNCACHED STORE BUFFERING IN A MICROPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/1997
|
Application #:
|
08541803
|
Filing Dt:
|
10/10/1995
|
|
Title:
|
CONFIGURING OF NETWORKED SYSTEM TO PERMIT REPLACEMENT OF FAILED NODES AND SELECTION OF ALTERNATE PATHS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/1998
|
Application #:
|
08544537
|
Filing Dt:
|
10/18/1995
|
|
Title:
|
ACKNOWLEDGE TRIGGERED FORWARDING OF EXTERNAL BLOCK DATA RESPONSES IN A MICROPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
08550992
|
Filing Dt:
|
10/31/1995
|
|
Title:
|
VIRTUAL MAINTENANCE NETWORK IN MULTIPROCESSING SYSTEM HAVING A NON- FLOW CONTROLLED VIRTUAL MAINTENANCE CHANNEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/1997
|
Application #:
|
08552801
|
Filing Dt:
|
11/03/1995
|
|
Title:
|
HIGH PERFORMANCE SPIRAL HEAT SINK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08561183
|
Filing Dt:
|
11/20/1995
|
|
Title:
|
SYSTEM AND METHOD FOR ALLOWING A PERFORMER TO CONTROL AND INTERACT WITH AN ON-STAGE DISPLAY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/1997
|
Application #:
|
08564404
|
Filing Dt:
|
11/29/1995
|
|
Title:
|
READILY REMOVABLE HEAT SINK ASSEMBLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/1997
|
Application #:
|
08567082
|
Filing Dt:
|
12/04/1995
|
|
Title:
|
SCAN CHAIN FOR SHITING THE STATE OF A PROCESSOR INTO MEMORY AT A SPECIFIED POINT DURING SYSTEM OPERATION FOR TESTING PURPOSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2001
|
Application #:
|
08569463
|
Filing Dt:
|
12/08/1995
|
|
Title:
|
OPERATING SYSTEM HAVING A MECHANISM FOR HANDLING A GROUP OF RELATED PROCESSES REDISING ON SEPARATE MACHINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1998
|
Application #:
|
08571366
|
Filing Dt:
|
12/13/1995
|
|
Title:
|
SYSTEM AND METHOD FOR COORDINATING COMMUNICATION BETWEEN LAYERS OF A LAYERED COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/1997
|
Application #:
|
08578997
|
Filing Dt:
|
12/27/1995
|
|
Title:
|
A SYSTEM AND METHOD OF IMPLEMENTING READ RESOURCES TO MAINTAIN CACHE COHERENCY IN A MULTIPROCESSOR ENVIRONMENT PERMITTING SPLIT TRANSACTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08588844
|
Filing Dt:
|
01/19/1996
|
|
Title:
|
SYSTEM AND METHOD FOR AN ICONIC DRAG AND DROP INTERFACE FOR ELECTRONIC FILE TRANSFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/1998
|
Application #:
|
08589532
|
Filing Dt:
|
01/22/1996
|
|
Title:
|
PROCESSOR-INCLUSIVE MEMORY MODULE
|
|
