Total properties:
124
Page
2
of
2
Pages:
1 2 |
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/1995
|
Application #:
|
08286592
|
Filing Dt:
|
08/05/1994
|
|
Title:
|
AN INTERCONNECTION STRUCTURE FOR CONDUCTIVE LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/1996
|
Application #:
|
08287562
|
Filing Dt:
|
08/08/1994
|
|
Title:
|
METHOD AND APPARATUS FOR DETECTING PHASE OR FREQUENCY LOCK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/1996
|
Application #:
|
08293402
|
Filing Dt:
|
08/22/1994
|
|
Title:
|
FLAGLESS SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/1996
|
Application #:
|
08297479
|
Filing Dt:
|
08/29/1994
|
|
Title:
|
METHOD AND APPARATUS FOR DECODING INFORMATION WITHIN A PROCESSING DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/1996
|
Application #:
|
08298638
|
Filing Dt:
|
08/31/1994
|
|
Title:
|
PROGRAMMABLE PIN CONFIGURATION LOGIC CIRCUIT FOR PROVIDING A CHIP SELECT SIGNAL AND RELATED METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/1996
|
Application #:
|
08320590
|
Filing Dt:
|
10/11/1994
|
|
Title:
|
BUS SYSTEM HAVING A SYSTEM BUS, AN INTERNAL BUS WITH FUNCTIONAL UNITS COUPLED THEREBETWEEN AND A LOGIC UNIT FOR USE IN SUCH SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/1996
|
Application #:
|
08333658
|
Filing Dt:
|
11/03/1994
|
|
Title:
|
INTEGRATED CIRCUIT DATA PROCESSOR WHICH PROVIDES EXTERNAL SENSIBILITY OF INTERNAL SIGNALS DURING RESET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/1996
|
Application #:
|
08349291
|
Filing Dt:
|
12/05/1994
|
|
Title:
|
METHOD AND APPARATUS FOR A REGULATED SUPPLY ON AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/1996
|
Application #:
|
08350396
|
Filing Dt:
|
12/05/1994
|
|
Title:
|
METHOD AND APPARATUS FOR PREVENTING A DATA PROCESSING SYSTEM FROM ENTERING A NON-RECOVERABLE STATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/1996
|
Application #:
|
08363089
|
Filing Dt:
|
12/23/1994
|
|
Title:
|
AMPLIFIER CIRCUIT HAVING HIGH LINERAITY FOR CANCELLING THIRD ORDER HARMONIC DISTORTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/1997
|
Application #:
|
08363196
|
Filing Dt:
|
12/22/1994
|
|
Title:
|
DATA PROCESSING SYSTEM FOR PERFORMING EFFICIENT FUZZY LOGIC OPERATIONS AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/1996
|
Application #:
|
08363200
|
Filing Dt:
|
12/23/1994
|
|
Title:
|
DISTRIBUTED CAPACITANCE TRANSMISSION LINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/1996
|
Application #:
|
08363483
|
Filing Dt:
|
12/23/1994
|
|
Title:
|
OPTOCOUPLER PACKAGE AND METHOD FOR MAKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/1995
|
Application #:
|
08367628
|
Filing Dt:
|
01/03/1995
|
|
Title:
|
MICROELECTRONIC DEVICE PACKAGING CONTAINING A LIQUID AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/1996
|
Application #:
|
08373804
|
Filing Dt:
|
01/17/1995
|
|
Title:
|
CHEMICAL-MECHANICAL-POLISHING PAD CLEANING PROCESS FOR USE DURING THE FABRICATION OF SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/1996
|
Application #:
|
08386252
|
Filing Dt:
|
02/09/1995
|
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING A SNOOP-RETRY PROTOCOL IN A DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/1995
|
Application #:
|
08388116
|
Filing Dt:
|
02/13/1995
|
|
Title:
|
CURVATURE CORRECTION CIRCUIT FOR A VOLTAGE REFERENCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/1997
|
Application #:
|
08405563
|
Filing Dt:
|
03/16/1995
|
|
Title:
|
METHOD OF PROCESSING A SEMICONDUCTOR CHIP PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/1996
|
Application #:
|
08442913
|
Filing Dt:
|
05/17/1995
|
|
Title:
|
DATA PROCESSOR WITH RENAME BUFFER AND FIFO BUFFER FOR IN-ORDER INSTRUCTION COMPLETION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/1997
|
Application #:
|
08454471
|
Filing Dt:
|
05/30/1995
|
|
Title:
|
SMALL OUTLINE OPTOCOUPLER PACKAGE METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/1997
|
Application #:
|
08591191
|
Filing Dt:
|
12/28/1995
|
|
Title:
|
APPARATUS FOR COMPARING THE WEIGHT OF A BINARY WORD TO A NUMBER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/1997
|
Application #:
|
08722694
|
Filing Dt:
|
09/30/1996
|
|
Title:
|
METHOD OF REQUESTING DATA BY INTERLACING CRITICAL AND NON-CRITICAL DATA WORDS OF MULTIPLE DATA REQUESTS AND APPARATUS THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1999
|
Application #:
|
08906608
|
Filing Dt:
|
08/06/1997
|
|
Title:
|
APPARATUS AND METHOD FOR INSERTING AN ADDRESS IN A DATA STREAM THROUGH A FIFO BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08910359
|
Filing Dt:
|
08/13/1997
|
|
Title:
|
ADDRESS GENERATION APPARATUS AND METHOD USING A PERIPHERAL ADDRESS GENERATION UNIT AND FAST INTERRUPTS
|
|
