Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 020445/0259 | |
| Pages: | 4 |
| | Recorded: | 02/01/2008 | | |
Conveyance: | RE-RECORD TO CORRECT THE NAME OF THE ASSIGNEE, PREVIOUSLY RECORDED ON REEL 018721 FRAME 0771. |
|
Total properties:
1
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11639784
|
Filing Dt:
|
12/15/2006
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
Method and system for configuring FPGAs from VHDL code with reduced delay from large multiplexers
|
|
Assignee
|
|
|
10001 JACK FINNEY BLVD. |
GREENVILLE, TEXAS 75402 |
|
Correspondence name and address
|
|
BRIAN W. PETERMAN
|
|
1101 S. CAP OF TX HEY
|
|
BLDG. C-SUITE 200
|
|
AUSTIN, TEXAS 78746
|
Search Results as of:
05/26/2024 04:37 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|