|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
08936605
|
Filing Dt:
|
09/24/1997
|
|
Title:
|
METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/1999
|
Application #:
|
08936919
|
Filing Dt:
|
09/25/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE AND FABRICATION PROCESS THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
08938962
|
Filing Dt:
|
09/26/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY HAVING REDUNDANCY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08940763
|
Filing Dt:
|
09/30/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING AN INSULATED GATE FIELD EFFECT TRANSISTOR AND A W ELL SPACED FROM THE CANANNEL REGION OF THE INSULATED GATE FIELD EFFECT TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
08942299
|
Filing Dt:
|
10/01/1997
|
|
Title:
|
SINGLE -CHIP DYNAMIC RANDOM ACCESS MEMORY (DRAM) SYSTEM AND METHOD FOR OPERATING THE SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08946355
|
Filing Dt:
|
10/07/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1998
|
Application #:
|
08951412
|
Filing Dt:
|
10/16/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE EQUIPPED WITH ELECTROSTATIC BREAKDOWN PROTECTION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08951734
|
Filing Dt:
|
10/15/1997
|
|
Title:
|
DYNAMIC MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2000
|
Application #:
|
08954098
|
Filing Dt:
|
10/20/1997
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE WITH RESTORING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08956369
|
Filing Dt:
|
10/23/1997
|
|
Title:
|
SINGLE-CHIP MEMORY SYSTEM AND METHOD FOR OPERATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/1999
|
Application #:
|
08956681
|
Filing Dt:
|
10/23/1997
|
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE HAVING A PEAK CONCENTRATION THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2000
|
Application #:
|
08960217
|
Filing Dt:
|
10/29/1997
|
|
Title:
|
CHIP-LEAD INTERCONNECTION STRUCTURE IN A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
08962730
|
Filing Dt:
|
11/03/1997
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING MULTI-LEVEL WIRING CAPACITOR STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
08962878
|
Filing Dt:
|
11/03/1997
|
|
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING A CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/1999
|
Application #:
|
08967612
|
Filing Dt:
|
11/10/1997
|
|
Title:
|
A SIGNAL GENERATOR WITH SYNCHRONOUS MIRROR DELAY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/1999
|
Application #:
|
08969340
|
Filing Dt:
|
11/28/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1999
|
Application #:
|
08969341
|
Filing Dt:
|
11/28/1997
|
|
Title:
|
SINGLE-CHIP SYSTEM HAVING ELECTROSTATIC DISCHARGE (ESD) PROTECTIVE CIRCUITRY INCLUDING A SINGLE BIPOLAR TRANSISTOR PORTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
08971747
|
Filing Dt:
|
11/17/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH PERIPHERAL DUMMY CELL ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
08979685
|
Filing Dt:
|
11/26/1997
|
|
Title:
|
WIRING STRUCTURE WITH DIVIDED WIRING CONDUCTORS TO ACHIEVE PLANARITY IN AN OVERLYING SOG LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2000
|
Application #:
|
08980281
|
Filing Dt:
|
11/28/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING AN IMPROVED THROUGH-HOLE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08982457
|
Filing Dt:
|
12/02/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/1999
|
Application #:
|
08985425
|
Filing Dt:
|
12/05/1997
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND METHOD OF ACTIVATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
08988730
|
Filing Dt:
|
12/11/1997
|
|
Title:
|
COLUMN ADDRESS COUNTER WITH MINUS TWO SUBTRACTOR FOR ADDRESS COMPARE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
08989632
|
Filing Dt:
|
12/12/1997
|
|
Title:
|
METHOD FOR DRY-ETCHING A POLYCIDE FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/1999
|
Application #:
|
08995973
|
Filing Dt:
|
12/22/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/1999
|
Application #:
|
09008576
|
Filing Dt:
|
01/16/1998
|
|
Title:
|
SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE CAPABLE OF IMPROVING LOAD OF CLOCK SIGNAL LINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
09012189
|
Filing Dt:
|
01/23/1998
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE PRODUCED FROM MASTER SLICE AND HAVING OPERATION MODE EASILY CHANGEABLE AFTER SELECTION ON MASTER SLICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09015667
|
Filing Dt:
|
01/29/1998
|
|
Title:
|
FABRICATION METHOD OF SEMICONDUCTOR DEVICE WITH GETTING TREATMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
09017470
|
Filing Dt:
|
02/02/1998
|
|
Title:
|
A SEMICONDUCTOR MEMORY DEVICE WITH WRITE-SWITCH SIGNAL OUTPUT CIRCUITS USING COMPLEMENTARY WRITE DATA SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09019707
|
Filing Dt:
|
02/06/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A THROUGH-HOLE OF A TWO-LEVEL STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/1999
|
Application #:
|
09019737
|
Filing Dt:
|
02/06/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING OPENING PORTION FOR FUSE BREAKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2000
|
Application #:
|
09020856
|
Filing Dt:
|
02/09/1998
|
|
Title:
|
METHOD FOR FABRICATING SEMICONDUCTOR DEVICE HAVING CAPACITOR INCREASED IN CAPACITANCE BY USING HEMISPHERICAL GRAINS WITHOUT REDUCTION OF DOPANT CONCENTRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09023880
|
Filing Dt:
|
02/13/1998
|
|
Title:
|
DYNAMIC RAM HAVING WORD LINE VOLTAGE INTERMITTENTLY BOOSTED IN SYNCHRONISM WITH AN EXTERNAL CLOCK SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1999
|
Application #:
|
09035267
|
Filing Dt:
|
03/05/1998
|
|
Title:
|
DYNAMIC RAM PROVIDED WITH A DEFECT RELIEF CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2000
|
Application #:
|
09046620
|
Filing Dt:
|
03/24/1998
|
|
Title:
|
RANDOM ACCESS MEMORY WITH SEPARATE ROW AND COLUMN DESIGNATION CIRCUITS FOR READING AND WRITING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2002
|
Application #:
|
09051978
|
Filing Dt:
|
04/24/1998
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND PROCESS FOR MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
09058772
|
Filing Dt:
|
04/13/1998
|
|
Title:
|
HORIZONTAL PACKAGE HAVING DIE SUPPORTS LEADS FORMED ALONG LEAD COLUMN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09059260
|
Filing Dt:
|
04/14/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/1999
|
Application #:
|
09060364
|
Filing Dt:
|
04/15/1998
|
|
Title:
|
SEMICONDUCTOR NONVOLATILE MEMORY DEVICE AND COMPUTER SYSTEM USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/1999
|
Application #:
|
09064504
|
Filing Dt:
|
04/23/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09072668
|
Filing Dt:
|
05/06/1998
|
|
Title:
|
METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE HAVING METAL SILICIDE FILM AND METAL FILM IN WHICH METAL FILM CAN BE SELECTIVELY REMOVED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2000
|
Application #:
|
09075531
|
Filing Dt:
|
05/11/1998
|
|
Title:
|
DELAY CIRCUIT DEVICE HAVING A REDUCED CURRENT CONSUMPTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/1999
|
Application #:
|
09079548
|
Filing Dt:
|
05/15/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A LATCH CIRCUIT FOR LATCHING DATA EXTERNALLY INPUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
09084107
|
Filing Dt:
|
05/26/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH INCREASED REPLACEMENT EFFICIENCY BY REDUNDANT MEMORY CELL ARRAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1999
|
Application #:
|
09084251
|
Filing Dt:
|
05/26/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
09085059
|
Filing Dt:
|
05/27/1998
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING CONFIRMABLE SELF-DIAGNOSTIC FUNCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
09086066
|
Filing Dt:
|
05/29/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH INDEPENDENTLY OPERATING MEMORY BANKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2000
|
Application #:
|
09089541
|
Filing Dt:
|
06/03/1998
|
|
Title:
|
METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1999
|
Application #:
|
09092041
|
Filing Dt:
|
06/05/1998
|
|
Title:
|
METHOD FOR PRODUCING DYNAMIC RAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09092091
|
Filing Dt:
|
06/05/1998
|
|
Publication #:
|
|
Pub Dt:
|
04/25/2002
| | | | |
|
Title:
|
METHOD OF PRODUCING THIN FILMS USING CURRENT OF PROCESS GAS AND INERT GAS COLLIDING WITH EACH OTHER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09093339
|
Filing Dt:
|
06/09/1998
|
|
Title:
|
SEMICONDUCTOR SYNCHRONOUS PIPELINE MEMORY HAVING DATA AMPLIFIERS SELECTIVELY SUPPLIED WITH DATA SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09095101
|
Filing Dt:
|
06/10/1998
|
|
Title:
|
LARGE SCALE INTEGRATED CIRCUIT WITH SENSE AMPLIFIER CIRCUITS FOR LOW VOLTAGE OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
09096456
|
Filing Dt:
|
06/11/1998
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/1999
|
Application #:
|
09097530
|
Filing Dt:
|
06/16/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE CAPABLE OF EASILY FILLING CONTACT CONDUCTOR PLUG IN CONTACT HOLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2001
|
Application #:
|
09097667
|
Filing Dt:
|
06/16/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING WIRING DETOUR AROUND STEP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
09098339
|
Filing Dt:
|
06/17/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE USING SENSE AMPLIFIERS IN A DUMMY CELL AREA FOR INCREASING WRITING SPEED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
09098376
|
Filing Dt:
|
06/17/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH INPUT/OUTPUT MASKING FUNCTION WITHOUT DESTRUCTION OF DATA BIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2000
|
Application #:
|
09099404
|
Filing Dt:
|
06/18/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WHICH CAN BE SET ONE FROM MULTIPLE THRESHOLD VALUE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
09099406
|
Filing Dt:
|
06/18/1998
|
|
Title:
|
ESD PROTECTION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09101009
|
Filing Dt:
|
02/08/1999
|
|
Title:
|
DYNAMIC RAM, SEMICONDUCTOR STORAGE DEVICE, AND SEMICONDUCTOR INTEGRATED CIRCUIT DIVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09102638
|
Filing Dt:
|
06/23/1998
|
|
Title:
|
MEMORY MODULE HAVING RANDOM ACCESS MEMORIES WITH DEFECTIVE ADDRESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
09106074
|
Filing Dt:
|
06/29/1998
|
|
Title:
|
A SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE IN WHICH A CONDUCTIVE FILM IS FORMED OVER A TRAP FILM WHICH IN TURN IS FORMED OVER A TITANIUM NITRIDE FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
09106266
|
Filing Dt:
|
06/29/1998
|
|
Title:
|
REFERENCE VOLTAGE GENERATING CIRCUIT OF GENERATING A PLURALITY OF REFERENCE VOLTAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
09107501
|
Filing Dt:
|
06/30/1998
|
|
Title:
|
VOLTAGE STEP-UP CIRCUIT AND METHOD FOR CONTROLLING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2001
|
Application #:
|
09113500
|
Filing Dt:
|
07/10/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH CHIP SIZE PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09114940
|
Filing Dt:
|
07/14/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
09117369
|
Filing Dt:
|
07/28/1998
|
|
Title:
|
NON-VOLATILE SEMICONDUCTOR STORAGE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
09120302
|
Filing Dt:
|
07/22/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY CAPABLE OF DETECTING MEMORY CELLS WITH SMALL MARGINS AS WELL AS SENSE AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
09120507
|
Filing Dt:
|
07/23/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING BURN-IN TEST FUNCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
09120737
|
Filing Dt:
|
07/23/1998
|
|
Title:
|
RING OSCILLATOR GENERATING PULSE SIGNAL AT CONSTANT PULSE PERIOD UNDER UNSTABLE POWER VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/1999
|
Application #:
|
09120738
|
Filing Dt:
|
07/23/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING A SAVE REGISTER FOR READ DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/1999
|
Application #:
|
09123005
|
Filing Dt:
|
07/27/1998
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING SYNCHRONOUS FUNCTION WITH A PLURALITY OF EXTERNAL CLOCKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2000
|
Application #:
|
09124769
|
Filing Dt:
|
07/30/1998
|
|
Title:
|
CLOCK SIGNAL GENERATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2000
|
Application #:
|
09124770
|
Filing Dt:
|
07/30/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY SYSTEM WITH BANK SWITCHING CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09125545
|
Filing Dt:
|
08/28/1998
|
|
Title:
|
FERROELECTRIC MEMORY DEVICE HAVING TWO COLUMNS OF MEMORY CELLS PRECHARGED TO SEPARATE VOLTAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
09127866
|
Filing Dt:
|
08/03/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING N-CHANNEL MOS TRANSISTOR FOR PULLING UP PMOS SOURCES OF SENSE AMPLIFIERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2000
|
Application #:
|
09131198
|
Filing Dt:
|
08/07/1998
|
|
Title:
|
SYNCHRONOUS-TYPE SEMICONDUCTOR STORAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
09132824
|
Filing Dt:
|
08/12/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
09134158
|
Filing Dt:
|
08/14/1998
|
|
Title:
|
NNPUT INTERFACE LEVEL DETERMINER FOR USE IN A MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
09138010
|
Filing Dt:
|
08/21/1998
|
|
Title:
|
IMPROVED DEFECTIVE MEMORY CELL ADDRESS DETECTING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
09139571
|
Filing Dt:
|
08/25/1998
|
|
Title:
|
SYNCHRONOUS DRAM HAVING A HIGH DATA TRANSFER RATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09141300
|
Filing Dt:
|
08/27/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD WITH IMPROVED FLAT SURFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2000
|
Application #:
|
09141563
|
Filing Dt:
|
08/28/1998
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUITS WITH POWER REDUCTION MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
09143382
|
Filing Dt:
|
08/28/1998
|
|
Title:
|
OUTPUT CIRCUIT OF SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1999
|
Application #:
|
09144526
|
Filing Dt:
|
08/31/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2000
|
Application #:
|
09146955
|
Filing Dt:
|
09/04/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING VARIABLE DELAY CIRCUIT HAVING MULTI-LAYERED SEMICONDUCTOR STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
09149112
|
Filing Dt:
|
09/09/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH PROTECTION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09149115
|
Filing Dt:
|
09/09/1998
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT WITH PROTECTION CIRCUIT AGAINST ELECT ROSTATIC DISCHARGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09159754
|
Filing Dt:
|
09/24/1998
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND PROCESS FOR MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09161725
|
Filing Dt:
|
09/29/1998
|
|
Title:
|
STACKED SEMICONDUCTOR DEVICE INCLUDING IMPROVED LEAD FRAME ARRANGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09162787
|
Filing Dt:
|
09/30/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE AND PRODUCING METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09177889
|
Filing Dt:
|
10/23/1998
|
|
Title:
|
SEMICONDUCTOR STORAGE DEVICE WITH AN IMPROVED ARRANGEMENT OF ELECTRODES AND PERIPHERAL CIRCUITS TO IMPROVE OPERATIONAL SPEED AND INTEGRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
09179853
|
Filing Dt:
|
10/28/1998
|
|
Title:
|
SEMICONDUCTOR STORAGE APPARATUS HAVING AN ACTIVATION SIGNAL GENERATING CIRCUITRY DISPOSED BOTH ON THE INSIDE AND IN BETWEEN THE SENSE AMPLIFIER AREAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2000
|
Application #:
|
09182514
|
Filing Dt:
|
10/30/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH A REDUNDANT DECODER HAVING A SMALL SCALE IN CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09190238
|
Filing Dt:
|
11/13/1998
|
|
Title:
|
PROTOCOL-BASED MEMORY SYSTEM FOR INITIALIZING BUS INTERFACES USING DEVICE IDENTIFIERS AFTER MEMORY SIZES ARE INCREASED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2000
|
Application #:
|
09192447
|
Filing Dt:
|
11/17/1998
|
|
Title:
|
SEMICONDUCTOR STORAGE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09199052
|
Filing Dt:
|
11/24/1998
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING A PLURALITY OF BANKS ACTIVATED BY A COMMON TIMING CONTROL CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2001
|
Application #:
|
09203385
|
Filing Dt:
|
12/02/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A SELECTIVELY-GROWN CONTACT PAD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2000
|
Application #:
|
09206193
|
Filing Dt:
|
12/04/1998
|
|
Title:
|
PROCESS FOR EXACTLY TRANSFERRING LATENT IMAGES IN PHOTO-RESIST LAYER NONUNIFORM IN THICKNESS IN FABRICATION OF SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2002
|
Application #:
|
09207619
|
Filing Dt:
|
12/09/1998
|
|
Publication #:
|
|
Pub Dt:
|
01/10/2002
| | | | |
|
Title:
|
BURST LENGTH DISCRIMINATING CIRCUIT FOR USE IN SYNCHRONOUS SEMICONDUCTOR MEMORY AND HAVING A PREDETERMINED INITIALIZED
STATE OF POWER-UP
|
|
