|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09221023
|
Filing Dt:
|
12/23/1998
|
|
Title:
|
METHOD OF FORMING AND ELECTRICALLY CONNECTING A VERTICAL INTERDIGITATED METAL-INSULATOR- METAL CAPACITOR EXTENDING BETWEEN INTERCONNECT LAYERS IN AN INTERGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09222054
|
Filing Dt:
|
12/29/1998
|
|
Title:
|
METHODS AND APPARATUS FOR INTERCONNECTING INDEPENDENT FIBRE CHANNEL FABRICS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09224524
|
Filing Dt:
|
12/31/1998
|
|
Title:
|
MULTIPLE DRIVE FAILURE TOLERANT RAID ALGORITH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09224527
|
Filing Dt:
|
12/31/1998
|
|
Title:
|
DIFFERENTIAL MODE CHARGE PUMP AND LOOP FILTER WITH COMMON MODE FEEDBACK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2001
|
Application #:
|
09226440
|
Filing Dt:
|
01/06/1999
|
|
Title:
|
PHASE DETECTORS THAT SAMPLES A READ SIGNAL AT SAMPLING POINTS AND DELAYS PRECEDING SAMPLES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2003
|
Application #:
|
09226441
|
Filing Dt:
|
01/06/1999
|
|
Publication #:
|
|
Pub Dt:
|
11/21/2002
| | | | |
|
Title:
|
DATA SLICERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09226442
|
Filing Dt:
|
01/06/1999
|
|
Title:
|
PHASE DETECTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2001
|
Application #:
|
09228906
|
Filing Dt:
|
01/11/1999
|
|
Title:
|
CONFINEMENT DEVICE FOR USE IN DRY ETCHING OF SUBSTRATE SURFACE AND METHOD OF DRY ETCHING A WAFER SURFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2002
|
Application #:
|
09231265
|
Filing Dt:
|
01/15/1999
|
|
Title:
|
FLAME-FREE WET OXIDATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09232562
|
Filing Dt:
|
01/15/1999
|
|
Title:
|
CROSSBAR SWITCH FABRIC WITH DETERMINISTIC MAXIMAL SCHEDULING OF CONNECTION REQUESTS WITH STRICT SCHEDULING PRIORITIZATION DERIVED FROM REQUESTED SERVICE DELAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09233529
|
Filing Dt:
|
01/20/1999
|
|
Title:
|
METASTABILITY RISK SIMULATION ANALYSIS TOOL AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2001
|
Application #:
|
09233828
|
Filing Dt:
|
01/19/1999
|
|
Title:
|
MASK HAVING AN ARBITRARY COMPLEX TRANSMISSION FUNCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2001
|
Application #:
|
09233885
|
Filing Dt:
|
01/20/1999
|
|
Title:
|
HYBRID AERIAL IMAGE SIMULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2001
|
Application #:
|
09234422
|
Filing Dt:
|
01/19/1999
|
|
Title:
|
GEOMETRIC AERIAL IMAGE SIMULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09244596
|
Filing Dt:
|
02/04/1999
|
|
Title:
|
SYSTEM AND METHOD USING POLAR COORDINATE REPRESENTATION FOR QUANTIZATION AND DISTANCE METRIC DETERMINATION IN AN M-PSK DEMODULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09245193
|
Filing Dt:
|
02/05/1999
|
|
Title:
|
NMOS ELECTROSTATIC DISCHARGE PROTECTION DEVICE AND METHOD FOR CMOS INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09250426
|
Filing Dt:
|
02/16/1999
|
|
Title:
|
MULTIPLEXED CODEC FOR AN ADSL SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
09251724
|
Filing Dt:
|
02/17/1999
|
|
Title:
|
ERROR-TOLERANT SYNC DETECTION FOR DVD OPTICAL DISKS USING PROGRAMMABLE SEQUENCE OF SYNC MARKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09253808
|
Filing Dt:
|
02/18/1999
|
|
Title:
|
METHOD AND APPARATUS FOR READING AND WRITING A MULTI-LEVEL SIGNAL FROM AN OPTICAL DISC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2001
|
Application #:
|
09257418
|
Filing Dt:
|
02/25/1999
|
|
Title:
|
GAIN CONTROL ARRANGEMENT AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09257840
|
Filing Dt:
|
02/25/1999
|
|
Title:
|
MODULAR AND SCALABLE SYSTEM FOR SIGNAL AND MULTIMEDIA PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09258032
|
Filing Dt:
|
02/25/1999
|
|
Title:
|
METRIC BIASING FOR MAXIMUM LIKELIHOOD SEQUENCE ESTIMATORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09261270
|
Filing Dt:
|
03/01/1999
|
|
Title:
|
METAL INTERCONNECT STACK FOR INTEGRATED CIRCUIT STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09262816
|
Filing Dt:
|
03/05/1999
|
|
Title:
|
MICROPROCESSOR DEBUGGING MECHANISM EMPLOYING SCAN INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09262817
|
Filing Dt:
|
03/05/1999
|
|
Title:
|
PROCESSOR DEVELOPMENT SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09264286
|
Filing Dt:
|
03/08/1999
|
|
Publication #:
|
|
Pub Dt:
|
11/15/2001
| | | | |
|
Title:
|
CIRCUIT ISOLATION UTILIZING MEV IMPLANTATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2001
|
Application #:
|
09266174
|
Filing Dt:
|
03/10/1999
|
|
Title:
|
TOP SURFACE IMAGING TECHNIQUE USING A TOPCOAT DELIVERY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2004
|
Application #:
|
09268867
|
Filing Dt:
|
03/16/1999
|
|
Title:
|
FLOOR PLAN-BASED POWER BUS ANALYSIS AND DESIGN TOOL FOR INTEGRATED CIRCUTIS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2006
|
Application #:
|
09268902
|
Filing Dt:
|
03/16/1999
|
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
|
Title:
|
FLOOR PLAN DEVELOPMENT ELECTROMIGRATION AND VOLTAGE DROP ANALYSIS TOOL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2002
|
Application #:
|
09270586
|
Filing Dt:
|
03/16/1999
|
|
Title:
|
AUTOMATIC CLOCK SWITCHER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09274254
|
Filing Dt:
|
03/22/1999
|
|
Title:
|
FORMATION OF IMPROVED LOW DIELECTRIC CONSTANT CARBON-CONTAINING SILICON OXIDE DIELECTRIC MATERIAL BY REACTION OF CARBON-CONTAINING SILANE WITH OXIDIZING AGENT IN THE PRESENCE OF ONE OR MORE REACTION RETARDANTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2001
|
Application #:
|
09274457
|
Filing Dt:
|
03/22/1999
|
|
Title:
|
LOW DIELECTRIC CONSTANT MULTIPLE CARBON-CONTAINING SILICON OXIDE DIELECTRIC MATERIAL FOR USE IN INTEGRATED CIRCUIT STRUCTURES, AND METHOD OF MAKING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09274566
|
Filing Dt:
|
03/23/1999
|
|
Title:
|
METHOD AND APPARATUS FOR INTERFACING CIRCUITS THAT OPERATE BASED UPON DIFFERENT CLOCK SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09274582
|
Filing Dt:
|
03/23/1999
|
|
Title:
|
METHOD FOR LOGICAL UNIT CREATION WITH IMMEDIATE AVAILABILITY IN A RAID STORAGE EVIRONMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09276262
|
Filing Dt:
|
03/25/1999
|
|
Title:
|
ACCELERATED MULTIMEDIA PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09280093
|
Filing Dt:
|
03/29/1999
|
|
Title:
|
METHOD AND SYSTEM FOR OPTIMIZING OF PERIPHERAL COMPONENT INTERCONNECT PCI BUS TRANSFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
09281365
|
Filing Dt:
|
03/30/1999
|
|
Title:
|
AUDIO CALIBRATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09281381
|
Filing Dt:
|
03/30/1999
|
|
Title:
|
COMPUTER MEMORY INTERFACE HAVING A MEMORY CONTROLLER THAT AUTOMATICALLY ADJUSTS THE TIMING OF MEMORY INTERFACE SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
09281514
|
Filing Dt:
|
03/29/1999
|
|
Title:
|
PROCESS FOR TREATING DAMAGED SURFACES OF LOW DIELECTRIC CONSTANT ORGANO SILICON OXIDE INSULATION MATERIAL TO INHIBIT MOISTURE ABSORPTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09281602
|
Filing Dt:
|
03/29/1999
|
|
Title:
|
PLASMA CLEANING PROCESS FOR OPENINGS FORMED IN AT LEAST ONE LOW DIELECTRIC CONSTANT INSULATION LAYER OVER COPPER METALLIZATION IN INTEGRATED CIRCUIT STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2002
|
Application #:
|
09283130
|
Filing Dt:
|
03/31/1999
|
|
Title:
|
NON-LINEAR CENTER-ERROR GENERATOR FOR DVD SERVO CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2001
|
Application #:
|
09286177
|
Filing Dt:
|
04/05/1999
|
|
Title:
|
OPTICAL DISK SYSTEM AND METHOD FOR STORING DATA ALLOWING PLAYBACK OF SELECTED PORTIONS OF RECORDED PRESENTATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09292079
|
Filing Dt:
|
04/14/1999
|
|
Title:
|
REDUCTION OF PLASMA DAMAGE AT CONTACT ETCH IN MOS INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2001
|
Application #:
|
09295609
|
Filing Dt:
|
04/20/1999
|
|
Title:
|
COMPRESSED VIDEO RECORDING DEVICE WITH INTEGRATED EFFECTS PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09296141
|
Filing Dt:
|
04/21/1999
|
|
Title:
|
PILOT AIDED TRAFFIC CHANNEL ESTIMATION FOR CDMA CELLULAR SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2001
|
Application #:
|
09301278
|
Filing Dt:
|
04/28/1999
|
|
Title:
|
METHOD OF PROVIDING CLOCK SIGNALS TO LOAD CIRCUITS IN AN ASIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09302830
|
Filing Dt:
|
04/30/1999
|
|
Title:
|
METHOD AND ARRANGEMENT FOR FABRICATING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09302832
|
Filing Dt:
|
04/30/1999
|
|
Title:
|
METHOD AND APPARATUS FOR DEPOSITION OF POROUS SILICA DIELECTRICS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09307533
|
Filing Dt:
|
05/07/1999
|
|
Title:
|
DUAL PATH ASYNCHRONOUS DELAY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09311253
|
Filing Dt:
|
05/13/1999
|
|
Title:
|
SEMICONDUCTOR WAFER HAVING A LAYER-TO-LAYER ALIGNMENT MARK AND METHOD FOR FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09311316
|
Filing Dt:
|
05/13/1999
|
|
Title:
|
METHODS AND STRUCTURE FOR RAID LEVEL MIGRATION WITHIN A LOGICAL UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2004
|
Application #:
|
09311981
|
Filing Dt:
|
05/14/1999
|
|
Title:
|
INTEGRATED CIRCUIT ROUTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09314655
|
Filing Dt:
|
05/19/1999
|
|
Title:
|
MEMORY ARBITRATION SCHEME WITH CIRCULAR SEQUENCE REGISTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09314660
|
Filing Dt:
|
05/19/1999
|
|
Title:
|
ELECTRONIC CIRCUITS HAVING HIGH / LOW POWER CONSUMPTION MODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2003
|
Application #:
|
09314987
|
Filing Dt:
|
05/20/1999
|
|
Publication #:
|
|
Pub Dt:
|
03/28/2002
| | | | |
|
Title:
|
FORWARD LINK INTER-GENERATION SOFT HANDOFF BETWEEN 2G AND 3G CDMA SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2002
|
Application #:
|
09320013
|
Filing Dt:
|
05/26/1999
|
|
Title:
|
INPUT AND POWER PROTECTION CIRCUIT IMPLEMENTED IN A COMPLEMENTARY METAL OXIDE SEMICONDUCTOR PROCESS USING SALICIDES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2002
|
Application #:
|
09320239
|
Filing Dt:
|
05/26/1999
|
|
Title:
|
METHOD OF TESTING ANALOG TO DIGITAL CONVERTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
09321298
|
Filing Dt:
|
05/27/1999
|
|
Title:
|
CAVITY DOWN PLASTIC BALL GRID ARRAY MULTI-CHIP MODULE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2001
|
Application #:
|
09321658
|
Filing Dt:
|
05/28/1999
|
|
Title:
|
ANTI-MICROBUBBLE DEPOSITION APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2001
|
Application #:
|
09321659
|
Filing Dt:
|
05/28/1999
|
|
Title:
|
ANTI-AIRLOCK APPARATUS FOR FILTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
09322064
|
Filing Dt:
|
05/27/1999
|
|
Title:
|
FLIP CHIP BALL GRID ARRAY PACKAGE WITH LAMINATED SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2000
|
Application #:
|
09322191
|
Filing Dt:
|
05/28/1999
|
|
Title:
|
LIQUID LEVEL SENSOR FOR BUFFERED HYDROFLUORIC ACID
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09322328
|
Filing Dt:
|
05/25/1999
|
|
Title:
|
METHOD AND APPARATUS FOR DATA DEPENDENT, DUAL LEVEL OUTPUT DRIVER,
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09323670
|
Filing Dt:
|
06/01/1999
|
|
Title:
|
DROOP-FREE QUASI-CONTINUOUS RECONSTRUCTION FILTER INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09328335
|
Filing Dt:
|
06/09/1999
|
|
Title:
|
ZERO DETECTION IN DIGITAL PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09328519
|
Filing Dt:
|
06/09/1999
|
|
Title:
|
DIGITAL PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09334297
|
Filing Dt:
|
06/16/1999
|
|
Title:
|
DIGITAL PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2005
|
Application #:
|
09336649
|
Filing Dt:
|
06/18/1999
|
|
Title:
|
METHOD AND SYSTEM FOR SCSI HOST BUS INTERCONNECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09337953
|
Filing Dt:
|
06/22/1999
|
|
Title:
|
BUILT-IN SELF TEST FOR-PLL MODULE WITH ON-CHIP LOOP FILTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2001
|
Application #:
|
09342842
|
Filing Dt:
|
06/29/1999
|
|
Title:
|
MOTION COMPENSATED DE-INTERLACING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2002
|
Application #:
|
09344056
|
Filing Dt:
|
06/25/1999
|
|
Title:
|
MOBILE IONIC CONTAMINATION DETECTION IN MANUFACTURE OF SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2009
|
Application #:
|
09344169
|
Filing Dt:
|
06/24/1999
|
|
Title:
|
DETERMINING TIMING OF INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
09345432
|
Filing Dt:
|
07/01/1999
|
|
Title:
|
ROUTING DENSITY ENHANCEMENT FOR SEMICOMDUCTOR BGA PACKAGES AND PRINTED WIRING BOARDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
09345568
|
Filing Dt:
|
12/13/1999
|
|
Title:
|
METHOD AND APPARATUS FOR TESTING OR CALIBRATING AN ANALOG TO DIGITAL CONVERTER USING A PHASE LOCKED LOOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09346439
|
Filing Dt:
|
07/01/1999
|
|
Title:
|
STORING DIGITAL VIDEO BROADCAST SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09346493
|
Filing Dt:
|
06/30/1999
|
|
Title:
|
PROCESS TO PREVENT STRESS CRACKING OF DIELECTRIC FILMS ON SEMICONDUCTOR WAFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2005
|
Application #:
|
09346784
|
Filing Dt:
|
07/07/1999
|
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING AN INTERFREQUENCY SEARCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09347487
|
Filing Dt:
|
07/02/1999
|
|
Title:
|
METHOD FOR MANUFACTURING A METAL-TO-METAL CAPACITOR UTILIZING ONLY ONE MASKING STEP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2003
|
Application #:
|
09350700
|
Filing Dt:
|
07/09/1999
|
|
Title:
|
METHOD AND APPARATUS FOR MULTI-LEVEL CODING OF DIGITAL SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2002
|
Application #:
|
09353216
|
Filing Dt:
|
07/14/1999
|
|
Title:
|
VIDEO ON DEMAND DVD SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09354644
|
Filing Dt:
|
07/15/1999
|
|
Title:
|
INITIAL PHASE CONTROL OF AN OSCILLATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2001
|
Application #:
|
09354685
|
Filing Dt:
|
07/15/1999
|
|
Title:
|
DOUBLE-CLAMPED DELAY STAGE AND VOLTAGE CONTROLLED OSCILLATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2002
|
Application #:
|
09358606
|
Filing Dt:
|
07/21/1999
|
|
Title:
|
OFF-AXIS PUPIL APERTURE AND METHOD FOR MAKING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
09361684
|
Filing Dt:
|
07/27/1999
|
|
Title:
|
CONSISTENT ALIGNMENT MARK PROFILES ON SEMICONDUCTOR WAFERS USING FINE GRAIN TUNGSTEN PROTECTIVE LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09362645
|
Filing Dt:
|
07/27/1999
|
|
Title:
|
PROCESS FOR TREATING EXPOSED SURFACES OF A LOW DIELECTRIC CONSTANT CARBON DOPED SILICON OXIDE DIELECTRIC MATERIAL TO PROTECT THE MATERIAL FROM DAMAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09363697
|
Filing Dt:
|
07/28/1999
|
|
Title:
|
DETECTING INTERPORT FAULTS IN MULTIPORT STATIC MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09364140
|
Filing Dt:
|
07/30/1999
|
|
Title:
|
METHOD AND APPARATUS FOR PLANRIZING A WAFER SURFACE OF A SEMICONDUCTOR WAFER HAVING AN ELEVATED PORTION EXTENDING THEREFROM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09365440
|
Filing Dt:
|
08/02/1999
|
|
Title:
|
METHOD OF SINGLE STEP DAMASCENE PROCESS FOR DEPOSITION AND GLOBAL PLANARIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09366827
|
Filing Dt:
|
08/04/1999
|
|
Title:
|
HARDWARE MECHANISM FOR MANAGING CACHE STRUCTURES IN A DATA STORAGE SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09369746
|
Filing Dt:
|
08/06/1999
|
|
Title:
|
CODING SYSTEM AND METHOD FOR PARTIAL RESPONSE CHANNELS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2002
|
Application #:
|
09370856
|
Filing Dt:
|
08/09/1999
|
|
Title:
|
NON-DESTRUCTIVE METHOD OF DETECTING DIE CRACK PROBLEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09372275
|
Filing Dt:
|
08/11/1999
|
|
Title:
|
TESTING CONTENT ADDRESSABLE STATIC MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09373864
|
Filing Dt:
|
08/13/1999
|
|
Title:
|
METHODS AND APPARATUS FOR USING INTERRUPT SCORE BOARDING WITH INTELLIGENT PERIPHERAL DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
09373916
|
Filing Dt:
|
08/12/1999
|
|
Title:
|
HIGH DENSITY DATA WRITE STRATEGY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09374053
|
Filing Dt:
|
08/13/1999
|
|
Title:
|
METHODS AND APPARATUS FOR RAID HARDWARE SEQUENCING TO ACHIEVE A HIGHER PERFORMANCE RAID ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2002
|
Application #:
|
09377999
|
Filing Dt:
|
08/20/1999
|
|
Title:
|
LOW SKEW SIGNAL DISTRIBUTION FOR INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09382945
|
Filing Dt:
|
08/25/1999
|
|
Title:
|
OPTICAL/ELECTRICAL INPUTS FOR AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
09382946
|
Filing Dt:
|
08/25/1999
|
|
Title:
|
LOW SKEW SIGNAL DISTRIBUTION FOR INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2001
|
Application #:
|
09383108
|
Filing Dt:
|
08/25/1999
|
|
Title:
|
LOW VOLTAGE BIPOLAR TRANSCONDUCTOR CIRCUIT WITH EXTENDED DYNAMIC RANGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2004
|
Application #:
|
09384705
|
Filing Dt:
|
08/27/1999
|
|
Title:
|
RESET SEQUENCE FOR SEGMENTED COMPUTER NETWORK TOPOLOGY
|
|
