skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:033102/0270   Pages: 90
Recorded: 06/06/2014
Attorney Dkt #:040981-0072
Conveyance: CHANGE OF NAME (SEE DOCUMENT FOR DETAILS).
Total properties: 3258
Page 22 of 33
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33
1
Patent #:
Issue Dt:
10/19/2010
Application #:
10174681
Filing Dt:
06/19/2002
Publication #:
Pub Dt:
12/25/2003
Title:
INSTANTANEOUS VOLTAGE DROP SENSITIVITY ANALYSIS TOOL (IVDSAT)
2
Patent #:
Issue Dt:
10/25/2005
Application #:
10175234
Filing Dt:
06/18/2002
Publication #:
Pub Dt:
12/18/2003
Title:
METHOD OF HANDLING UNREADABLE BLOCKS DURING REBUILDING OF A RAID DEVICE
3
Patent #:
Issue Dt:
02/21/2006
Application #:
10177591
Filing Dt:
06/19/2002
Publication #:
Pub Dt:
12/25/2003
Title:
TABLE MODULE COMPILER EQUIVALENT TO ROM
4
Patent #:
Issue Dt:
01/11/2005
Application #:
10178193
Filing Dt:
06/24/2002
Publication #:
Pub Dt:
12/25/2003
Title:
APPLICATION OF CO-VERIFICATION TOOLS TO THE TESTING OF IC DESIGNS
5
Patent #:
Issue Dt:
06/10/2008
Application #:
10178323
Filing Dt:
06/24/2002
Publication #:
Pub Dt:
12/25/2003
Title:
METHODS AND STRUCTURE FOR IMPROVED TESTING OF EMBEDDED SYSTEMS
6
Patent #:
Issue Dt:
06/07/2005
Application #:
10180634
Filing Dt:
06/26/2002
Publication #:
Pub Dt:
01/01/2004
Title:
LOGIC BUILT-IN SELF-TEST (BIST)
7
Patent #:
Issue Dt:
08/10/2004
Application #:
10180661
Filing Dt:
06/25/2002
Title:
METHOD AND STRUCTURE FOR FORMING DIELECTRIC LAYERS HAVING REDUCED DIELECTRIC CONSTANTS
8
Patent #:
Issue Dt:
01/11/2005
Application #:
10183670
Filing Dt:
06/27/2002
Publication #:
Pub Dt:
01/01/2004
Title:
METHOD AND/OR APPARATUS TO SORT REQUEST COMMANDS FOR SCSI MULTI-COMMAND PACKETS
9
Patent #:
Issue Dt:
06/05/2007
Application #:
10183896
Filing Dt:
06/26/2002
Publication #:
Pub Dt:
01/01/2004
Title:
A COMMUNICATIONS METHOD WITHIN AN ARBITRATED LOOP FIBRE CHANNEL NETWORK
10
Patent #:
Issue Dt:
05/31/2005
Application #:
10184331
Filing Dt:
06/25/2002
Publication #:
Pub Dt:
12/25/2003
Title:
MINIMUM LATENCY PROPAGATION OF VARIABLE PULSE WIDTH SIGNALS ACROSS CLOCK DOMAINS WITH VARIABLE FREQUENCIES
11
Patent #:
Issue Dt:
12/26/2006
Application #:
10184667
Filing Dt:
06/28/2002
Publication #:
Pub Dt:
02/13/2003
Title:
METHOD FOR RAID STRIPED I/O REQUEST GENERATION USING A SHARED SCATTER GATHER LIST
12
Patent #:
Issue Dt:
10/04/2005
Application #:
10185259
Filing Dt:
06/28/2002
Publication #:
Pub Dt:
01/01/2004
Title:
METHOD OF DETECTING INTERNAL FRAME SKIPS BY MPEG VIDEO DECODERS
13
Patent #:
Issue Dt:
03/02/2004
Application #:
10185537
Filing Dt:
07/01/2002
Title:
METHOD OF FABRICATING AN INTEGRAL CAPACITOR AND GATE TRANSISTOR HAVING NITRIDE AND OXIDE POLISH STOP LAYERS USING CHEMICAL MECHANICAL POLISHING ELIMINATION
14
Patent #:
Issue Dt:
07/27/2004
Application #:
10185740
Filing Dt:
06/27/2002
Publication #:
Pub Dt:
01/01/2004
Title:
SCALE-INVARIANT TOPOLOGY AND TRAFFIC ALLOCATION IN MULTI-NODE SYSTEM-ON-CHIP SWITCHING FABRICS
15
Patent #:
Issue Dt:
10/24/2006
Application #:
10186263
Filing Dt:
06/27/2002
Publication #:
Pub Dt:
01/01/2004
Title:
TIMING ABSTRACTION AND PARTITIONING STRATEGY
16
Patent #:
Issue Dt:
05/25/2004
Application #:
10188880
Filing Dt:
07/02/2002
Publication #:
Pub Dt:
01/08/2004
Title:
STRUCTURE AND METHODS FOR MEASUREMENT OF ARBITRATION PERFORMANCE
17
Patent #:
Issue Dt:
05/10/2005
Application #:
10188882
Filing Dt:
07/02/2002
Publication #:
Pub Dt:
01/08/2004
Title:
METHODS AND STRUCTURE FOR USING A MEMORY MODEL FOR EFFICIENT ARBITRATION
18
Patent #:
Issue Dt:
09/19/2006
Application #:
10190933
Filing Dt:
07/08/2002
Publication #:
Pub Dt:
01/08/2004
Title:
BUILT-IN DEBUG FEATURE FOR COMPLEX VLSI CHIP
19
Patent #:
Issue Dt:
10/19/2004
Application #:
10190954
Filing Dt:
07/08/2002
Publication #:
Pub Dt:
01/08/2004
Title:
PLASMA PASSIVATION
20
Patent #:
Issue Dt:
07/25/2006
Application #:
10191634
Filing Dt:
07/09/2002
Publication #:
Pub Dt:
01/15/2004
Title:
METHOD AND/OR APPARATUS FOR IMPLEMENTING ENHANCED DEVICE IDENTIFICATION
21
Patent #:
Issue Dt:
07/27/2004
Application #:
10191670
Filing Dt:
07/09/2002
Publication #:
Pub Dt:
01/15/2004
Title:
IMPLEMENTATION OF SI-GE HBT WITH CMOS PROCESS
22
Patent #:
Issue Dt:
10/26/2004
Application #:
10192989
Filing Dt:
07/10/2002
Publication #:
Pub Dt:
01/15/2004
Title:
INTEGRATED CIRCUIT DESIGN FLOW WITH CAPACITIVE MARGIN
23
Patent #:
Issue Dt:
07/01/2003
Application #:
10194271
Filing Dt:
07/12/2002
Title:
METHOD FOR PREVENTING DAMAGE TO IO DEVICES DUE TO OVER VOLTAGE AT PIN
24
Patent #:
Issue Dt:
03/28/2006
Application #:
10194348
Filing Dt:
07/12/2002
Publication #:
Pub Dt:
01/15/2004
Title:
METHOD AND APPARATUS FOR CONFIGURATION OF RAID CONTROLLERS
25
Patent #:
Issue Dt:
01/06/2004
Application #:
10194578
Filing Dt:
07/12/2002
Title:
THIN FILM CMOS CALIBRATION STANDARD HAVING PROTECTIVE COVER LAYER
26
Patent #:
Issue Dt:
07/27/2004
Application #:
10194650
Filing Dt:
07/12/2002
Publication #:
Pub Dt:
01/15/2004
Title:
FIVE VOLT TOLERANT INPUT SCHEME USING A SWITCHED CMOS PASS GATE
27
Patent #:
Issue Dt:
01/27/2004
Application #:
10195250
Filing Dt:
07/15/2002
Publication #:
Pub Dt:
01/15/2004
Title:
FEED FORWARD TESTING
28
Patent #:
Issue Dt:
01/06/2004
Application #:
10195775
Filing Dt:
07/12/2002
Title:
METHOD OF REDUCING PROCESS PLASMA DAMAGE USING OPTICAL SPECTROSCOPY
29
Patent #:
Issue Dt:
07/04/2006
Application #:
10196731
Filing Dt:
07/17/2002
Publication #:
Pub Dt:
01/22/2004
Title:
MOTION ESTIMATION METHOD AND SYSTEM FOR MPEG VIDEO STREAMS
30
Patent #:
Issue Dt:
01/13/2009
Application #:
10196824
Filing Dt:
07/17/2002
Publication #:
Pub Dt:
01/22/2004
Title:
ACTIVE FIFO THRESHOLD ADJUSTMENT
31
Patent #:
Issue Dt:
10/19/2004
Application #:
10197956
Filing Dt:
07/16/2002
Title:
ADAPTIVE OFF TESTER SCREENING METHOD BASED ON INTRINSIC DIE PARAMETRIC MEASUREMENTS
32
Patent #:
Issue Dt:
06/22/2004
Application #:
10200469
Filing Dt:
07/18/2002
Title:
PROCESS AND APPARATUS FOR WAFER EDGE PROFILE CONTROL USING GAS FLOW CONTROL RING
33
Patent #:
Issue Dt:
09/13/2005
Application #:
10200470
Filing Dt:
07/18/2002
Publication #:
Pub Dt:
01/22/2004
Title:
METHOD OF HANDLING UNREADABLE BLOCKS DURING WRITE OF A RAID DEVICE
34
Patent #:
Issue Dt:
11/11/2003
Application #:
10201010
Filing Dt:
07/22/2002
Title:
KEY HOLE FILLING
35
Patent #:
Issue Dt:
10/03/2006
Application #:
10202521
Filing Dt:
07/24/2002
Publication #:
Pub Dt:
01/29/2004
Title:
MULTI-MASTER EXTENDED 12C PROTOCOL
36
Patent #:
Issue Dt:
08/02/2005
Application #:
10202774
Filing Dt:
07/25/2002
Publication #:
Pub Dt:
01/29/2004
Title:
AUTOMATIC TRANSLATION FROM SCSI COMMAND PROTOCOL TO ATA COMMAND PROTOCOL
37
Patent #:
Issue Dt:
05/16/2006
Application #:
10205063
Filing Dt:
07/25/2002
Publication #:
Pub Dt:
01/29/2004
Title:
METHOD FOR RECEIVING USER DEFINED FRAME INFORMATION STRUCTURE (FIS) TYPES IN A SERIAL-ATA (SATA) SYSTEM
38
Patent #:
Issue Dt:
05/20/2003
Application #:
10205229
Filing Dt:
07/25/2002
Title:
METHOD AND APPARATUS FOR PLANARIZING A WAFER SURFACE OF A SEMICONDUCTOR WAFER HAVING AN ELEVATED PORTION EXTENDING THEREFROM
39
Patent #:
Issue Dt:
05/30/2006
Application #:
10205265
Filing Dt:
07/25/2002
Publication #:
Pub Dt:
01/29/2004
Title:
METHOD FOR VALIDATING OPERATION OF A FIBRE LINK
40
Patent #:
Issue Dt:
02/14/2006
Application #:
10205680
Filing Dt:
07/25/2002
Publication #:
Pub Dt:
01/29/2004
Title:
MIRRORED EXTENSIONS TO A MULTIPLE DISK STORAGE SYSTEM
41
Patent #:
Issue Dt:
11/09/2004
Application #:
10207283
Filing Dt:
07/29/2002
Publication #:
Pub Dt:
01/29/2004
Title:
SYSTEM AND METHOD FOR TUNING RETRY PERFORMANCE
42
Patent #:
Issue Dt:
07/20/2004
Application #:
10207607
Filing Dt:
07/29/2002
Publication #:
Pub Dt:
01/29/2004
Title:
METHOD TO IMPROVE THE RESOLUTION OF A PHOTOLITHOGRAPHY SYSTEM BY USE OF A COUPLING LAYER BETWEEN THE PHOTO RESIST AND THE ARC
43
Patent #:
Issue Dt:
08/23/2005
Application #:
10207672
Filing Dt:
07/29/2002
Publication #:
Pub Dt:
01/29/2004
Title:
METHODS AND STRUCTURE FOR SCSI/IDE TRANSLATION IN A STORAGE SUBSYSTEM
44
Patent #:
Issue Dt:
12/16/2003
Application #:
10207943
Filing Dt:
07/30/2002
Title:
SIGNAL AMPLITUDE COMPARATOR
45
Patent #:
Issue Dt:
10/17/2006
Application #:
10209338
Filing Dt:
07/31/2002
Publication #:
Pub Dt:
02/05/2004
Title:
ADAPTABLE HYBRID AND SELECTION METHOD FOR ADSL MODEM DATA RATE IMPROVEMENT
46
Patent #:
Issue Dt:
02/07/2006
Application #:
10209467
Filing Dt:
07/30/2002
Publication #:
Pub Dt:
02/05/2004
Title:
GENERIC BRIDGE CORE
47
Patent #:
Issue Dt:
08/16/2005
Application #:
10210384
Filing Dt:
08/01/2002
Publication #:
Pub Dt:
02/05/2004
Title:
METHOD AND APPARATUS FOR COPYING DATA BETWEEN STORAGE VOLUMES OF STORAGE SYSTEMS
48
Patent #:
Issue Dt:
02/15/2005
Application #:
10210651
Filing Dt:
07/31/2002
Publication #:
Pub Dt:
02/05/2004
Title:
INTERACTIVE REPRESENTATION OF STRUCTURAL DEPENDENCIES IN SEMICONDUCTOR DESIGN FLOWS
49
Patent #:
Issue Dt:
08/17/2004
Application #:
10211914
Filing Dt:
08/02/2002
Publication #:
Pub Dt:
02/05/2004
Title:
METHOD OF FORMING ELECTROLYTIC CONTACT PADS INCLUDING LAYERS OF COPPER, NICKEL, AND GOLD
50
Patent #:
Issue Dt:
08/09/2005
Application #:
10212359
Filing Dt:
08/05/2002
Publication #:
Pub Dt:
02/05/2004
Title:
METHOD AND APPARATUS FOR TEAMING STORAGE CONTROLLERS
51
Patent #:
Issue Dt:
03/02/2004
Application #:
10212448
Filing Dt:
08/05/2002
Publication #:
Pub Dt:
02/05/2004
Title:
FLIP-CHIP BALL GRID ARRAY PACKAGE FOR ELECTROMIGRATION TESTING
52
Patent #:
Issue Dt:
11/18/2003
Application #:
10213761
Filing Dt:
08/07/2002
Title:
POWER-ON RESET CIRCUIT
53
Patent #:
Issue Dt:
07/11/2006
Application #:
10214043
Filing Dt:
08/07/2002
Publication #:
Pub Dt:
02/12/2004
Title:
SPEEDING UP VARIABLE LENGTH CODE DECODING ON GENERAL PURPOSE PROCESSORS
54
Patent #:
Issue Dt:
06/08/2004
Application #:
10214217
Filing Dt:
08/07/2002
Publication #:
Pub Dt:
02/12/2004
Title:
POWER-SUPPLY FEEDTHROUGH PROTECTION CIRCUIT FOR 5-VOLT FAILSAFE CMOS DRIVERS
55
Patent #:
Issue Dt:
07/01/2003
Application #:
10214618
Filing Dt:
08/08/2002
Title:
HIGH DENSITY MEMORY WITH STORAGE CAPACITOR
56
Patent #:
Issue Dt:
06/13/2006
Application #:
10214864
Filing Dt:
08/06/2002
Publication #:
Pub Dt:
02/12/2004
Title:
DIAGNOSTIC MEMORY INTERFACE TEST
57
Patent #:
Issue Dt:
11/04/2003
Application #:
10215920
Filing Dt:
08/09/2002
Title:
SELF-BIASED AMPLIFIER CIRCUIT AND METHOD FOR SELF-BASING AMPLIFIER CIRCUIT
58
Patent #:
Issue Dt:
05/27/2003
Application #:
10216425
Filing Dt:
08/08/2002
Title:
METHOD OF REDUCING THE EFFECT OF IMPLANTATION DAMAGE TO SHALLOW TRENCH ISOLATION REGIONS DURING THE FORMATION OF VARIABLE THICKNESS GATE LAYERS
59
Patent #:
Issue Dt:
05/20/2003
Application #:
10217051
Filing Dt:
08/12/2002
Title:
MATCHING CALIBRATION FOR DUAL ANALOG-TO-DIGITAL CONVERTERS
60
Patent #:
Issue Dt:
12/19/2006
Application #:
10217601
Filing Dt:
08/13/2002
Publication #:
Pub Dt:
02/19/2004
Title:
EMBEDDED SEQUENCE CHECKING
61
Patent #:
Issue Dt:
09/02/2003
Application #:
10217785
Filing Dt:
08/13/2002
Title:
INTEGRATED POLYPHASE AMPLITUDE DETECTOR
62
Patent #:
Issue Dt:
01/27/2004
Application #:
10219638
Filing Dt:
08/15/2002
Title:
DIGITAL-TO-ANALOG CONVERTER AND METHOD OF OPERATION
63
Patent #:
Issue Dt:
08/10/2004
Application #:
10223931
Filing Dt:
08/20/2002
Publication #:
Pub Dt:
02/26/2004
Title:
DEVICE PARAMETER AND GATE PERFORMANCE SIMULATION BASED ON WAFER IMAGE PREDICTION
64
Patent #:
Issue Dt:
10/05/2004
Application #:
10224019
Filing Dt:
08/19/2002
Title:
CALCULATING RESISTANCE OF CONDUCTOR LAYER FOR INTEGRATED CIRCUIT DESIGN
65
Patent #:
Issue Dt:
07/20/2004
Application #:
10224025
Filing Dt:
08/20/2002
Title:
CONDITIONING BAR ASSEMBLY HAVING AN ABRASION MEMBER SUPPORTED ON A POLYCARBONATE MEMBER
66
Patent #:
Issue Dt:
08/31/2004
Application #:
10225909
Filing Dt:
08/21/2002
Publication #:
Pub Dt:
02/26/2004
Title:
AUTOMATIC RECOGNITION OF AN OPTICALLY PERIODIC STRUCTURE IN AN INTEGRATED CIRCUIT DESIGN
67
Patent #:
Issue Dt:
12/12/2006
Application #:
10226884
Filing Dt:
08/23/2002
Title:
METHOD FOR IMPLANTING IONS IN A SEMICONDUCTOR
68
Patent #:
Issue Dt:
04/24/2007
Application #:
10228390
Filing Dt:
08/27/2002
Publication #:
Pub Dt:
03/04/2004
Title:
PROGRAMMABLE DEVICE AND METHOD OF PROGRAMMING
69
Patent #:
Issue Dt:
06/06/2006
Application #:
10228559
Filing Dt:
08/27/2002
Publication #:
Pub Dt:
03/04/2004
Title:
AUTOMODE SELECT
70
Patent #:
Issue Dt:
08/24/2004
Application #:
10229601
Filing Dt:
08/28/2002
Publication #:
Pub Dt:
03/04/2004
Title:
TEST STRUCTURE
71
Patent #:
Issue Dt:
08/17/2004
Application #:
10229659
Filing Dt:
08/28/2002
Publication #:
Pub Dt:
03/04/2004
Title:
SOLDER MASK ON BONDING RING
72
Patent #:
Issue Dt:
02/14/2006
Application #:
10229745
Filing Dt:
08/28/2002
Publication #:
Pub Dt:
03/04/2004
Title:
BYTE-ENABLED TRANSFER FOR A DATA BUS HAVING FIXED-BYTE DATA TRANSFER
73
Patent #:
Issue Dt:
12/26/2006
Application #:
10230565
Filing Dt:
08/29/2002
Publication #:
Pub Dt:
03/04/2004
Title:
FREQUENCY CONTROLLER
74
Patent #:
Issue Dt:
03/09/2004
Application #:
10231331
Filing Dt:
08/27/2002
Publication #:
Pub Dt:
03/04/2004
Title:
METHOD FOR HANDLING PERSISTENT RESERVATION REGISTRATIONS IN A STORAGE DEVICE
75
Patent #:
Issue Dt:
05/01/2007
Application #:
10231641
Filing Dt:
08/30/2002
Publication #:
Pub Dt:
03/04/2004
Title:
INTERFACE FOR RAPID PROTOTYPING SYSTEM
76
Patent #:
Issue Dt:
11/20/2007
Application #:
10231643
Filing Dt:
08/30/2002
Publication #:
Pub Dt:
03/04/2004
Title:
RAPID PROTOTYPING SYSTEM
77
Patent #:
Issue Dt:
06/08/2004
Application #:
10231904
Filing Dt:
08/30/2002
Publication #:
Pub Dt:
03/04/2004
Title:
METHOD OF USING FILLLER METAL FOR IMPLEMENTING CHANGES IN AN INTEGRATED CIRCUIT DESIGN
78
Patent #:
Issue Dt:
06/13/2006
Application #:
10232001
Filing Dt:
08/30/2002
Title:
CIRCUIT AND METHOD FOR NORMALIZING AND ROUNDING FLOATING -POINT RESULTS AND PROCESSOR INCORPORATING THE CIRCUIT OR THE METHOD
79
Patent #:
Issue Dt:
11/27/2007
Application #:
10232051
Filing Dt:
08/30/2002
Publication #:
Pub Dt:
06/26/2003
Title:
METHODS AND STRUCTURES FOR IMPROVED BUFFER MANAGEMENT AND DYNAMIC ADAPTION OF FLOW CONTROL STATUS IN HIGH-SPEED COMMUNICATION NETWORKS
80
Patent #:
Issue Dt:
03/14/2006
Application #:
10232289
Filing Dt:
08/30/2002
Publication #:
Pub Dt:
03/04/2004
Title:
METHODS AND STRUCTURE FOR PRESERVING LOCK SIGNALS ON MULTIPLE BUSES COUPLED TO A MULTIPORTED DEVICE
81
Patent #:
Issue Dt:
02/01/2005
Application #:
10232423
Filing Dt:
08/28/2002
Publication #:
Pub Dt:
03/04/2004
Title:
STATIC TIMING ANALYSIS AND PERFORMANCE DIAGNOSTIC DISPLAY TOOL
82
Patent #:
Issue Dt:
12/23/2003
Application #:
10232968
Filing Dt:
08/30/2002
Title:
GAIN AND OFFSET CALIBRATION FOR MATCHING DIGITAL-TO-ANALOG CONVERTERS
83
Patent #:
Issue Dt:
11/18/2003
Application #:
10234014
Filing Dt:
09/03/2002
Title:
IMPROVED DIGITAL TO ANALOG CONVERTER USING CONTROL SIGNALS AND METHOD OF OPERATION
84
Patent #:
Issue Dt:
04/22/2008
Application #:
10236115
Filing Dt:
09/06/2002
Publication #:
Pub Dt:
03/11/2004
Title:
METHOD AND APPARATUS FOR USING AND COMBINING SUB-FRAME PROCESSING AND ADAPTIVE JITTER-BUFFERS FOR IMPROVED VOICE QUALITY IN VOICE -OVER-PACKET NETWORKS
85
Patent #:
Issue Dt:
08/24/2004
Application #:
10236207
Filing Dt:
09/05/2002
Publication #:
Pub Dt:
03/11/2004
Title:
WAFER PROCESS CRITICAL DIMENSION, ALIGNMENT, AND REGISTRATION ANALYSIS SIMULATION TOOL
86
Patent #:
Issue Dt:
03/21/2006
Application #:
10236226
Filing Dt:
09/06/2002
Publication #:
Pub Dt:
03/11/2004
Title:
RETICLE OVERLAY CORRECTION
87
Patent #:
Issue Dt:
12/08/2009
Application #:
10237768
Filing Dt:
09/09/2002
Publication #:
Pub Dt:
03/11/2004
Title:
METHOD AND/OR APPARATUS TO EFFICIENTLY TRANSMIT BROADBAND SERVICE CONTENT USING LOW DENSITY PARITY CODE BASED CODED MODULATION
88
Patent #:
Issue Dt:
05/09/2006
Application #:
10241317
Filing Dt:
09/11/2002
Publication #:
Pub Dt:
03/11/2004
Title:
ARCHITECTURE AND/OR METHOD FOR USING INPUT/OUTPUT AFFINITY REGION FOR FLEXIBLE USE OF HARD MACRO I/O BUFFERS
89
Patent #:
Issue Dt:
12/30/2003
Application #:
10241911
Filing Dt:
09/12/2002
Title:
DIGITAL LOCK DETECT FOR DITHERING PHASE LOCK LOOPS
90
Patent #:
Issue Dt:
01/11/2005
Application #:
10242165
Filing Dt:
09/11/2002
Publication #:
Pub Dt:
03/11/2004
Title:
GLOBAL CHIP INTERCONNECT
91
Patent #:
Issue Dt:
04/26/2005
Application #:
10243562
Filing Dt:
09/13/2002
Title:
OPTICAL ERROR MINIMIZATION IN A SEMICONDUCTOR MANUFACTURING APPARATUS
92
Patent #:
Issue Dt:
03/21/2006
Application #:
10245148
Filing Dt:
09/16/2002
Publication #:
Pub Dt:
03/18/2004
Title:
CIRCUIT AND/OR METHOD FOR AUTOMATED USE OF UNALLOCATED RESOURCES FOR A TRACE BUFFER APPLICATION
93
Patent #:
Issue Dt:
02/15/2005
Application #:
10245219
Filing Dt:
09/17/2002
Title:
LOW-LOSS ON-CHIP TRANSMISSION LINE FOR INTEGRATED CIRCUIT STRUCTURES AND METHOD OF MANUFACTURE
94
Patent #:
Issue Dt:
05/17/2005
Application #:
10246286
Filing Dt:
09/17/2002
Title:
DUAL SOURCE LITHOGRAPHY FOR DIRECT WRITE APPLICATION
95
Patent #:
Issue Dt:
09/05/2006
Application #:
10247996
Filing Dt:
09/19/2002
Publication #:
Pub Dt:
03/25/2004
Title:
EMULATED ATOMIC INSTRUCTION SEQUENCES IN A MULTIPROCESSOR SYSTEM
96
Patent #:
Issue Dt:
04/08/2003
Application #:
10251016
Filing Dt:
09/20/2002
Title:
POLYSILICON GATE SALICIDATION
97
Patent #:
Issue Dt:
12/12/2006
Application #:
10251082
Filing Dt:
09/20/2002
Publication #:
Pub Dt:
03/25/2004
Title:
MASK DEFECT ANALYSIS FOR BOTH HORIZONTAL AND VERTICAL PROCESSING EFFECTS
98
Patent #:
Issue Dt:
02/21/2006
Application #:
10251344
Filing Dt:
09/20/2002
Publication #:
Pub Dt:
03/25/2004
Title:
SYSTEM AND METHOD FOR HANDLING SHARED RESOURCE WRITES ARRIVING VIA NON-MASKABLE INTERRUPTS (NMI) IN SINGLE THREAD NON-MISSION CRITICAL SYSTEMS WITH LIMITED MEMORY SPACE
99
Patent #:
Issue Dt:
07/18/2006
Application #:
10251345
Filing Dt:
09/20/2002
Publication #:
Pub Dt:
03/25/2004
Title:
METHODOLOGY TO ACCURATELY TEST CLOCK TO SIGNAL VALID AND SLEW RATES OF PCI SIGNALS
100
Patent #:
Issue Dt:
06/08/2004
Application #:
10252488
Filing Dt:
09/23/2002
Publication #:
Pub Dt:
03/25/2004
Title:
DEVICE UNDER TEST INTERFACE CARD WITH ON-BOARD TESTING
Assignor
1
Exec Dt:
04/06/2007
Assignee
1
1320 RIDDER PARK DRIVE
SAN JOSE, CALIFORNIA 95131
Correspondence name and address
LATHAM & WATKINS LLP
650 TOWN CENTER DRIVE, SUITE 2000
COSTA MESA, CA 92626

Search Results as of: 05/24/2024 05:54 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT