|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
10921538
|
Filing Dt:
|
08/18/2004
|
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
|
Title:
|
FAILURE ANALYSIS VEHICLE FOR YIELD ENHANCEMENT WITH SELF TEST AT SPEED BURNIN CAPABILITY FOR RELIABILITY TESTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2008
|
Application #:
|
10921643
|
Filing Dt:
|
08/19/2004
|
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
|
Title:
|
VOICE CHANNEL BUSSING IN SOUND PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
10923326
|
Filing Dt:
|
08/20/2004
|
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
|
Title:
|
CIRCUIT AND METHOD TO PROVIDE CONFIGURATION OF SERIAL ATA QUEUE DEPTH VERSUS NUMBER OF DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
10927802
|
Filing Dt:
|
08/27/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
|
Title:
|
PATTERN COMPONENT ANALYSIS AND MANIPULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
10927919
|
Filing Dt:
|
08/26/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
|
Title:
|
OPTIMIZING DYNAMIC POWER CHARACTERISTICS OF AN INTEGRATED CIRCUIT CHIP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2006
|
Application #:
|
10927985
|
Filing Dt:
|
08/26/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR IMPLEMENTING A CO-AXIAL WIRE IN A SEMICONDUCTOR CHIP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10928292
|
Filing Dt:
|
08/27/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
|
Title:
|
PARAMETRIC OUTLIER DETECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
10928493
|
Filing Dt:
|
08/27/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR CANCELING REPEATABLE RUN-OUT ERRORS IN POSITIONING ON RECORDING MEDIUM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
10928799
|
Filing Dt:
|
08/27/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
|
Title:
|
PROCESS AND APPARATUS TO ASSIGN COORDINATES TO NODES OF LOGICAL TREES WITHOUT INCREASE OF WIRE LENGTHS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
10929011
|
Filing Dt:
|
08/27/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
|
Title:
|
REAL TIME CLOCK ARCHITECTURE AND/OR METHOD FOR A SYSTEM ON A CHIP (SOC) APPLICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
10929218
|
Filing Dt:
|
08/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
|
Title:
|
SPECIAL TIE-HIGH/LOW CELLS FOR SINGLE METAL LAYER ROUTE CHANGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
10929706
|
Filing Dt:
|
08/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
|
Title:
|
Method for optimizing wafer edge patterning
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
10930590
|
Filing Dt:
|
08/31/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
|
Title:
|
METHOD FOR HEAT DISSIPATION ON SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
10930624
|
Filing Dt:
|
08/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR CONTROLLING SOUND DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2009
|
Application #:
|
10931151
|
Filing Dt:
|
08/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
|
Title:
|
SOUND PROCESSOR ARCHITECTURE USING SINGLE PORT MEMORY UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2009
|
Application #:
|
10931668
|
Filing Dt:
|
09/01/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
|
Title:
|
SKIP MASK TABLE AUTOMATED CONTEXT GENERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
10934970
|
Filing Dt:
|
09/03/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/09/2006
| | | | |
|
Title:
|
CIRCUIT FOR VERIFYING THE WRITE SPEED OF SRAM CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10936016
|
Filing Dt:
|
09/07/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/09/2006
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR PROVIDING SCALABILITY IN AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
10936017
|
Filing Dt:
|
09/08/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
|
Title:
|
DEMODULATION OF TRACKING ERROR SIGNAL TO OBTAIN LENS POSITION FOR LENS MOTION CONTROL IN AN OPTICAL DISC SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
10936202
|
Filing Dt:
|
09/08/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
|
Title:
|
COMPACT CUSTOM LAYOUT FOR RRAM COLUMN CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
10937049
|
Filing Dt:
|
09/09/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/09/2006
| | | | |
|
Title:
|
ACCURATE PIN-BASED MEMORY POWER MODEL USING ARC-BASED CHARACTERIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
10937911
|
Filing Dt:
|
09/10/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR CALIBRATING A DELAY LINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
10939082
|
Filing Dt:
|
09/10/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
|
Title:
|
INTEGRATED HEATSPREADER FOR USE IN WIRE BONDED BALL GRID ARRAY SEMICONDUCTOR PACKAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
10939786
|
Filing Dt:
|
09/13/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
|
Title:
|
TUNNELING INFORMATION IN COMPRESSED AUDIO AND/OR VIDEO BIT STREAMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2008
|
Application #:
|
10942444
|
Filing Dt:
|
09/16/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
|
Title:
|
APPARATUS AND METHOD TO IMPROVE THE RESOLUTION OF PHOTOLITHOGRAPHY SYSTEMS BY IMPROVING THE TEMPERATURE STABILITY OF THE RETICLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2013
|
Application #:
|
10943516
|
Filing Dt:
|
09/17/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
|
Title:
|
ASYMMETRIC HRTF/ITD STORAGE FOR 3D SOUND POSITIONING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
10944373
|
Filing Dt:
|
09/16/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
|
Title:
|
TECHNIQUES FOR FORMING PASSIVE DEVICES DURING SEMICONDUCTOR BACK-END PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
10944996
|
Filing Dt:
|
09/20/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
|
Title:
|
WAFER EDGE EXPOSE ALIGNMENT METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
10945177
|
Filing Dt:
|
09/20/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
|
Title:
|
FULLY SHIELDED CAPACITOR CELL STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2007
|
Application #:
|
10945777
|
Filing Dt:
|
09/20/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
|
Title:
|
INTEGRATED BARRIER AND SEED LAYER FOR COPPER INTERCONNECT TECHNOLOGY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
10946274
|
Filing Dt:
|
09/20/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
|
Title:
|
RECONFIGURING A RAM TO A ROM USING UPPER LAYERS OF METALLIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
10946422
|
Filing Dt:
|
09/21/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
|
Title:
|
METHOD FOR CALCULATING FREQUENCY-DEPENDENT IMPEDANCE IN AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
10946430
|
Filing Dt:
|
09/21/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
|
Title:
|
VOICE CHANNEL CHAINING IN SOUND PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
10946866
|
Filing Dt:
|
09/22/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
|
Title:
|
OPTICAL DISC TILT DETECTION AND TILT SERVO CONTROL METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
10946922
|
Filing Dt:
|
09/22/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR MANIPULATING DIRECT MEMORY ACCESS TRANSFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
10947498
|
Filing Dt:
|
09/22/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
|
Title:
|
METHOD OF EARLY PHYSICAL DESIGN VALIDATION AND IDENTIFICATION OF TEXTED METAL SHORT CIRCUITS IN AN INTEGRATED CIRCUIT DESIGN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2007
|
Application #:
|
10947618
|
Filing Dt:
|
09/22/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
|
Title:
|
METHOD OF FLOORPLANNING AND CELL PLACEMENT FOR INTEGRATED CIRCUIT CHIP ARCHITECTURE WITH INTERNAL I/O RING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2008
|
Application #:
|
10949760
|
Filing Dt:
|
09/24/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
|
Title:
|
SURFACE COORDINATE SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
10950703
|
Filing Dt:
|
09/27/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
|
Title:
|
METHOD FOR VIDEO CODING ARTIFACTS CONCEALMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10950839
|
Filing Dt:
|
09/27/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
|
Title:
|
DYNAMIC EDGE BEAD REMOVAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
10952194
|
Filing Dt:
|
09/28/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR USE OF HIDDEN DECOUPLING CAPACITORS IN AN INTEGRATED CIRCUIT DESIGN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2006
|
Application #:
|
10952213
|
Filing Dt:
|
09/28/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
|
Title:
|
FOUR POINT MEASUREMENT TECHNIQUE FOR PROGRAMMABLE IMPEDANCE DRIVERS RAPIDCHIP AND ASIC DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
10953322
|
Filing Dt:
|
09/29/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
|
Title:
|
MULTI WAVELENGTH MASK FOR MULTI LAYER PRINTING ON A PROCESS SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
10954708
|
Filing Dt:
|
09/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR SEPARATING NATIVE, FUNCTIONAL AND TEST CONFIGURATIONS OF MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
10954906
|
Filing Dt:
|
09/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
|
Title:
|
BUILT-IN SELF TEST CIRCUITRY FOR PROCESS MONITOR CIRCUIT FOR RAPIDCHIP AND ASIC DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10954907
|
Filing Dt:
|
09/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
|
Title:
|
TECHNIQUE FOR MEASUREMENT OF PROGRAMMABLE TERMINATION RESISTOR NETWORKS ON RAPIDCHIP AND ASIC DEVICES
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10954939
|
Filing Dt:
|
09/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
|
Title:
|
Technique for high-speed TDF testing on low cost testers using on-chip or off-chip circuitry for RapidChip and ASIC devices
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
10954940
|
Filing Dt:
|
09/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
|
Title:
|
CONSTRUCTION TO IMPROVE THERMAL PERFORMANCE AND REDUCE DIE BACKSIDE WARPAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
10955168
|
Filing Dt:
|
09/29/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
|
Title:
|
METHOD OF PREDICTING QUIESCENT CURRENT VARIATION OF AN INTEGRATED CIRCUIT DIE FROM A PROCESS MONITOR DERATING FACTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10955663
|
Filing Dt:
|
09/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/30/2006
| | | | |
|
Title:
|
MAXIMUM SWING THIN OXIDE LEVELSHIFTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
10956860
|
Filing Dt:
|
09/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
|
Title:
|
NQL - NETLIST QUERY LANGUAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
10956862
|
Filing Dt:
|
09/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
|
Title:
|
NETLIST DATABASE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
10960170
|
Filing Dt:
|
10/07/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
|
Title:
|
TASK QUEUING METHODS AND SYSTEMS FOR TRANSMITTING FRAME INFORMATION OVER AN I/O INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2007
|
Application #:
|
10960492
|
Filing Dt:
|
10/07/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
|
Title:
|
MEMORY INTERFACE WITH WRITE BUFFER AND ENCODER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10962262
|
Filing Dt:
|
10/11/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
|
Title:
|
RELIABILITY CIRCUIT FOR APPLYING AN AC STRESS SIGNAL OR DC MEASUREMENT TO A TRANSISTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
10966074
|
Filing Dt:
|
10/14/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
|
Title:
|
METHOD FOR FABRICATING PLANAR SEMICONDUCTOR WAFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
10969086
|
Filing Dt:
|
10/20/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
|
Title:
|
TRANSITION FAULT DETECTION REGISTER WITH EXTENDED SHIFT MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
10969745
|
Filing Dt:
|
10/20/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
|
Title:
|
METHOD OF SCREENING ASIC DEFECTS USING INDEPENDENT COMPONENT ANALYSIS OF QUIESCENT CURRENT MEASUREMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2009
|
Application #:
|
10970211
|
Filing Dt:
|
10/21/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/27/2006
| | | | |
|
Title:
|
ARBITRATING ACCESS FOR A PLURALITY OF DATA CHANNEL INPUTS WITH DIFFERENT CHARACTERISTICS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
10971216
|
Filing Dt:
|
10/22/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/27/2006
| | | | |
|
Title:
|
DRIVING MULTIPLE CONSECUTIVE BITS IN A SERIAL DATA STREAM AT MULTIPLE VOLTAGE LEVELS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
10971911
|
Filing Dt:
|
10/23/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/11/2006
| | | | |
|
Title:
|
DEBUGGING SIMULATION OF A CIRCUIT CORE USING PATTERN RECORDER, PLAYER & CHECKER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
10971961
|
Filing Dt:
|
10/22/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/27/2006
| | | | |
|
Title:
|
LOCAL INTERCONNECT MANUFACTURING PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
10972892
|
Filing Dt:
|
10/25/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/27/2006
| | | | |
|
Title:
|
PROGRAMMABLE POWER PERSONALITY CARD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2013
|
Application #:
|
10973585
|
Filing Dt:
|
10/26/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/27/2006
| | | | |
|
Title:
|
CORRECTION-CALCULATION ALGORITHM FOR ESTIMATION OF THE SIGNAL TO NOISE RATIO IN HIGH BIT RATE DMT MODULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
10973851
|
Filing Dt:
|
10/25/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/27/2006
| | | | |
|
Title:
|
CONTACT RING DESIGN FOR REDUCING BUBBLE AND ELECTROLYTE EFFECTS DURING ELECTROCHEMICAL PLATING IN MANUFACTURING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
10974103
|
Filing Dt:
|
10/27/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/27/2006
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR IMPROVED INCREASED BIT-DEPTH DISPLAY FROM A TRANSFORM DECODER BY RETAINING ADDITIONAL INVERSE TRANSFORM BITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
10975315
|
Filing Dt:
|
10/28/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
|
Title:
|
TEST CLOCKING SCHEME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
10975981
|
Filing Dt:
|
10/27/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/27/2006
| | | | |
|
Title:
|
METHOD OF OPTIMIZING CRITICAL PATH DELAY IN AN INTEGRATED CIRCUIT DESIGN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2007
|
Application #:
|
10976518
|
Filing Dt:
|
10/29/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
|
Title:
|
PROCESS FOR DESIGNING BASE PLATFORMS FOR IC DESIGN TO PERMIT RESOURCE RECOVERY AND FLEXIBLE MACRO PLACEMENT, BASE PLATFORM FOR ICS, AND PROCESS OF CREATING ICS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
10978755
|
Filing Dt:
|
11/01/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
|
Title:
|
SERIAL DATA LINK USING DECISION FEEDBACK EQUALIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
10980373
|
Filing Dt:
|
11/03/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
|
Title:
|
SERIAL ATTACHED SMALL COMPUTER SYSTEM INTERFACE (SAS) CONNECTION EMULATION FOR DIRECT ATTACHED SERIAL ADVANCED TECHNOLOGY ATTACHEMNT (SATA)
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10980945
|
Filing Dt:
|
11/03/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
|
Title:
|
METHOD OF WAFER PATTERNING FOR REDUCING EDGE EXCLUSION ZONE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
10984286
|
Filing Dt:
|
11/09/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/11/2006
| | | | |
|
Title:
|
HIGH PERFORMANCE DIODE-IMPLANTED VOLTAGE-CONTROLLED POLY RESISTORS FOR MIXED-SIGNAL AND RF APPLICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
10985289
|
Filing Dt:
|
11/10/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/11/2006
| | | | |
|
Title:
|
DELAY LOCKED LOOP HAVING INTERNAL TEST PATH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
10987240
|
Filing Dt:
|
11/12/2004
|
|
Title:
|
METHOD AND APPARATUS FOR DYNAMICALLY BIASING SWITCHING ELEMENTS IN CURRENT-STEERING DAC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
10987356
|
Filing Dt:
|
11/12/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR SELF-ADJUSTING INPUT DELAY IN DDR-BASED MEMORY SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
10988081
|
Filing Dt:
|
11/12/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
|
Title:
|
METHOD AND SYSTEM OF GENERIC IMPLEMENTATION OF SHARING TEST PINS WITH I/O CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
10988122
|
Filing Dt:
|
11/12/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
|
Title:
|
USE OF A KNOWN COMMON-MODE VOLTAGE FOR INPUT OVERVOLTAGE PROTECTION IN PSEUDO-DIFFERENTIAL RECEIVERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
10988156
|
Filing Dt:
|
11/12/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR SUMMING DC VOLTAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
10989698
|
Filing Dt:
|
11/16/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
|
Title:
|
SYSTEM AND/OR METHOD FOR IMPLEMENTING EFFICIENT TECHNIQUES FOR TESTING COMMON INFORMATION MODEL PROVIDERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
10990237
|
Filing Dt:
|
11/16/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
|
Title:
|
MEMORY TILING ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
10990589
|
Filing Dt:
|
11/17/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
|
Title:
|
MEMORY GENERATION AND PLACEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2008
|
Application #:
|
10991107
|
Filing Dt:
|
11/17/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR REDUCING INTER-LAYER CAPACITANCE IN INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
10991844
|
Filing Dt:
|
11/18/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
|
Title:
|
TRANSMIT/RECEIVE DATA PATHS FOR VOICE-OVER-INTERNET (VOIP) COMMUNICATION SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
10991903
|
Filing Dt:
|
11/18/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
|
Title:
|
METHODS AND STRUCTURE FOR BYPASSING MEMORY MANAGEMENT MAPPING AND TRANSLATION FEATURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
10992389
|
Filing Dt:
|
11/17/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/08/2006
| | | | |
|
Title:
|
METHOD AND TEST APPARATUS FOR TESTING INTEGRATED CIRCUITS USING BOTH VALID AND INVALID TEST DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
10992941
|
Filing Dt:
|
11/19/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
|
Title:
|
METHOD OF SELECTING CELLS IN LOGIC RESTRUCTURING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2007
|
Application #:
|
10992999
|
Filing Dt:
|
11/19/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
|
Title:
|
MULTIPLE BUFFER INSERTION IN GLOBAL ROUTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
10993283
|
Filing Dt:
|
11/19/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
|
Title:
|
METHODS AND STRUCTURES FOR EFFICIENT STORAGE OF TASK FILE INFORMATION IN SERIAL ATA ENVIRONMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
10993603
|
Filing Dt:
|
11/19/2004
|
|
Publication #:
|
|
Pub Dt:
|
07/14/2005
| | | | |
|
Title:
|
PROCESS AND APPARATUS FOR GENERATING A STRONG PHASE SHIFT OPTICAL PATTERN FOR USE IN AN OPTICAL DIRECT WRITE LITHOGRAPHY PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2007
|
Application #:
|
10994114
|
Filing Dt:
|
11/19/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
|
Title:
|
METHOD OF ESTIMATING A TOTAL PATH DELAY IN AN INTEGRATED CIRCUIT DESIGN WITH STOCHASTICALLY WEIGHTED CONSERVATISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
10995777
|
Filing Dt:
|
11/23/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
|
Title:
|
VIRTUAL DATA REPRESENTATION THROUGH SELECTIVE BIDIRECTIONAL TRANSLATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
10997006
|
Filing Dt:
|
11/24/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
|
Title:
|
METHOD AND/OR APPARATUS FOR PARSING COMPRESSED VIDEO BITSTREAMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2008
|
Application #:
|
10999468
|
Filing Dt:
|
11/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
|
Title:
|
VERIFICATION OF RRAM TILING NETLIST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
10999481
|
Filing Dt:
|
11/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
|
Title:
|
RRAM COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2007
|
Application #:
|
10999493
|
Filing Dt:
|
11/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
|
Title:
|
METHOD AND BIST ARCHITECTURE FOR FAST MEMORY TESTING IN PLATFORM-BASED INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
10999720
|
Filing Dt:
|
11/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
|
Title:
|
MASTER CONTROLLER ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2009
|
Application #:
|
10999825
|
Filing Dt:
|
11/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
|
Title:
|
PARALLEL VIDEO ENCODER WITH WHOLE PICTURE DEBLOCKING AND/OR WHOLE PICTURE COMPRESSED AS A SINGLE SLICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
11000104
|
Filing Dt:
|
11/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
|
Title:
|
RRAM MEMORY TIMING LEARNING TOOL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11002576
|
Filing Dt:
|
12/01/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
|
Title:
|
AUTOMATIC RECOGNITION OF GEOMETRIC POINTS IN A TARGET IC DESIGN FOR OPC MASK QUALITY CALCULATION
|
|
