|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/1999
|
Application #:
|
08578814
|
Filing Dt:
|
12/26/1995
|
|
Title:
|
FIELD FRAME MACROBLOCK ENCODING DECISION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/1997
|
Application #:
|
08578815
|
Filing Dt:
|
12/26/1995
|
|
Title:
|
ADAPTIVE QUANTIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/1998
|
Application #:
|
08578966
|
Filing Dt:
|
12/27/1995
|
|
Title:
|
METHOD OF MANUFACTURING POWDERED METAL SINKS HAVING INCREASED SURFACE AREA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/1998
|
Application #:
|
08579029
|
Filing Dt:
|
12/18/1995
|
|
Title:
|
METHOD AND APPARATUS FOR PLACEMENT OF VIDEO DATA BASED ON DISK ZONES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/1999
|
Application #:
|
08579383
|
Filing Dt:
|
12/27/1995
|
|
Title:
|
METHOD FOR IMPROVEMENT OF TIN CVD FILM QUALITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
08579771
|
Filing Dt:
|
12/28/1995
|
|
Title:
|
ARITHMETIC AND LOGIC FUNCTION CIRCUITS OPTIMIZED FOR DATAPATH LAYOUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/1997
|
Application #:
|
08579792
|
Filing Dt:
|
12/28/1995
|
|
Title:
|
METHOD AND APPARATUS FOR A LOW POWER SELF-TIMED MEMORY CONTROL SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
08580036
|
Filing Dt:
|
12/22/1995
|
|
Title:
|
HIGH SPEED SINGLE PHASE TO DUAL PHASE CLOCK DIVIDER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08580110
|
Filing Dt:
|
12/29/1995
|
|
Title:
|
METHOD AND APPARATUS FOR USING A CONTENT ADDRESSABLE MEMORY FOR TIME TAGGED EVENT PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/1998
|
Application #:
|
08580540
|
Filing Dt:
|
12/29/1995
|
|
Title:
|
PERSONAL INTERFACE SYSTEM FOR WIRELESS AND WIRED COMMUNICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1998
|
Application #:
|
08580547
|
Filing Dt:
|
12/29/1995
|
|
Title:
|
METHOD AND APPARATUS FOR COMPRESSING VIDEO AND VOICE SIGNALS ACCORDING TO DIFFERENT STANDARDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08580560
|
Filing Dt:
|
12/29/1995
|
|
Title:
|
METHOD AND APPARATUS FOR GENERATING SNAPSHOT COPIES FOR DATA BACKUP IN A RAID SUBSYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/1998
|
Application #:
|
08580566
|
Filing Dt:
|
12/29/1995
|
|
Title:
|
METHOD AND APPARATUS FOR TREATMENT OF DEFERRED WRITE DATA FOR A DEAD RAID DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
08580577
|
Filing Dt:
|
12/29/1995
|
|
Title:
|
METHOD AND APPARATUS FOR THE DYNAMIC ALLOCATION OF SIGNAL BANDWIDTH BETWEEN AUDIO, VIDEO AND DATA SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/1998
|
Application #:
|
08580579
|
Filing Dt:
|
12/29/1995
|
|
Title:
|
TRAFFIC CONTROL SYSTEM UTILIZING CELLULAR TELEPHONE SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/1997
|
Application #:
|
08580674
|
Filing Dt:
|
12/29/1995
|
|
Title:
|
METHOD FOR POLISHING A WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/1998
|
Application #:
|
08580797
|
Filing Dt:
|
12/29/1995
|
|
Title:
|
WIRELESS SYSTEM FOR THE COMMUNICATION OF AUDIO, VIDEO AND DATA SIGNALS OVER A NARROW BANDWIDTH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1998
|
Application #:
|
08580800
|
Filing Dt:
|
12/29/1995
|
|
Title:
|
SYSTEM HAVING INTEGRATED CIRCUIT PACKAGE WITH LEAD FRAME HAVING INTERNAL POWER AND GROUND BUSSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
08580908
|
Filing Dt:
|
12/29/1995
|
|
Title:
|
HIGH DENSITY GATE ARRAY CELL ARCHITECTURE WITH METALLIZATION ROUTING TRACKS HAVING A VARIABLE PITCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/1998
|
Application #:
|
08580947
|
Filing Dt:
|
12/29/1995
|
|
Title:
|
METHOD AND APPARATUS FOR USING MULTIPLE FIFOS TO IMPROVE FLOW CONTROL AND ROUTING IN A COMMUNICATIONS RECEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08580955
|
Filing Dt:
|
12/29/1995
|
|
Title:
|
METHOD AND APPARATUS FOR PROGRAMMABLE FILTRATION AND GENERATION OF INFORMATION IN PACKETIZED COMMUNICATION SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/1998
|
Application #:
|
08581153
|
Filing Dt:
|
12/29/1995
|
|
Title:
|
METHOD FOR PERFORMING A RAID STRIPE WRITE OPERATION USING A DRIVE XOR COMMAND SET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/1998
|
Application #:
|
08581676
|
Filing Dt:
|
12/29/1995
|
|
Title:
|
METHOD AND APPARATUS FOR ADAPTING A COMPUTER FOR WIRELESS COMMUNICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1998
|
Application #:
|
08581743
|
Filing Dt:
|
12/29/1995
|
|
Title:
|
METHOD AND APPARATUS FOR INCREASING THE EFFECTIVE BANDWIDTH OF A DIGITAL WIRELESS NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/1999
|
Application #:
|
08583334
|
Filing Dt:
|
01/05/1996
|
|
Title:
|
SYSTEM AND METHOD FOR MAINTAINING A SHARED CACHE LOOK-UP TABLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1999
|
Application #:
|
08585109
|
Filing Dt:
|
01/11/1996
|
|
Title:
|
TRANSPORT STREAM DECODER/DEMULTIPLEXER FOR HIERACHICALLY ORGANIZED AUDIO-VIDEO STREAMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2001
|
Application #:
|
08586013
|
Filing Dt:
|
12/29/1995
|
|
Title:
|
USE OF HOT SPARE DRIVES TO BOOST PERFORMANCE DURING NOMINAL RAID OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08586171
|
Filing Dt:
|
01/17/1996
|
|
Title:
|
METHOD FOR INTERLEAVING NETWORK TRAFFIC OVER SERIAL LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/1999
|
Application #:
|
08586173
|
Filing Dt:
|
01/17/1996
|
|
Title:
|
WRAP-BACK TEST SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/1998
|
Application #:
|
08586174
|
Filing Dt:
|
01/17/1996
|
|
Title:
|
LOOP-BACK TEST SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2001
|
Application #:
|
08586587
|
Filing Dt:
|
01/11/1996
|
|
Title:
|
SIDEWALL STRUCTURE FOR METAL INTERCONNECT AND METHOD OF MAKING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
08587417
|
Filing Dt:
|
01/16/1996
|
|
Title:
|
METHOD OF FORMING LOCAL OXIDATION WITH SLOPED SILICON RECESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08588735
|
Filing Dt:
|
01/19/1996
|
|
Title:
|
CONVERSION SYSTEM USING PROGRAMMABLE TABLES FOR COMPRESSING TRANSFORM COEFFICIENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/1997
|
Application #:
|
08589531
|
Filing Dt:
|
01/22/1996
|
|
Title:
|
FAST MEMORY SENSE SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
08592870
|
Filing Dt:
|
01/24/1996
|
|
Title:
|
LOW STRESS, HIGHLY CONFORMAL CVD METAL THIN FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1999
|
Application #:
|
08594283
|
Filing Dt:
|
01/30/1996
|
|
Title:
|
AUDIO DECODER EMPLOYING METHOD AND APPARATUS FOR SOFT-MUTING A COMPRESSED AUDIO SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/1999
|
Application #:
|
08595021
|
Filing Dt:
|
01/31/1996
|
|
Title:
|
MICROELECTRONIC DEVICE WITH THIN FILM ELECTROSTATIC DISCHARGE PROTECTION STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/1997
|
Application #:
|
08595022
|
Filing Dt:
|
01/31/1996
|
|
Title:
|
MICROELECTRONIC INTEGRATED CIRCUIT MOUNTED ON CIRCUIT BOARD WITH SOLDER COLUMN GRID ARRAY INTERCONNECTION, AND METHOD OF FABRICATING THE SOLDER COLUMN GRID ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
08595225
|
Filing Dt:
|
01/30/1996
|
|
Title:
|
AUDIO DECODER EMPLOYING ERROR CONCEALMENT TECHNIQUE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1998
|
Application #:
|
08595821
|
Filing Dt:
|
02/02/1996
|
|
Title:
|
HIGH SPEED CAPTURE LATCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/1997
|
Application #:
|
08595854
|
Filing Dt:
|
02/02/1996
|
|
Title:
|
SELF-TIMED PHASE DETECTOR AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/1997
|
Application #:
|
08596006
|
Filing Dt:
|
02/02/1996
|
|
Title:
|
PHASE LOCKED LOOP FOR HIGH SPEED DATA CAPTURE OF A SERIAL DATA STREAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08596894
|
Filing Dt:
|
01/25/1996
|
|
Title:
|
VARIABLE WIDTH LOW PROFILE GATE ARRAY INPUT/OUTPUT ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/1999
|
Application #:
|
08596978
|
Filing Dt:
|
02/05/1996
|
|
Title:
|
PROGRAMMABLE SYNCHRONIZATION CHARACTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08597896
|
Filing Dt:
|
02/05/1996
|
|
Title:
|
HIGH SPEED PHASE LOCKED LOOP TEST METHOD AND MEANS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/1998
|
Application #:
|
08597964
|
Filing Dt:
|
02/07/1996
|
|
Title:
|
BUILT-IN SELF REPAIR SYSTEM FOR EMBEDDED MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/1997
|
Application #:
|
08604867
|
Filing Dt:
|
02/14/1996
|
|
Title:
|
METHOD FOR FORMING COMPOSITE TRENCH-FIN CAPACITORS FOR DRAMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/1998
|
Application #:
|
08607365
|
Filing Dt:
|
02/27/1996
|
|
Title:
|
OPTICAL PROXIMITY CORRECTION METHOD AND APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/1998
|
Application #:
|
08607398
|
Filing Dt:
|
02/27/1996
|
|
Title:
|
PERFORMING OPTICAL PROXIMITY CORRECTION WITH THE AID OF DESIGN RULE CHECKERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/1998
|
Application #:
|
08607420
|
Filing Dt:
|
02/28/1996
|
|
Title:
|
GENERALIZED DATA PROCESSING PATH FOR PERFORMING TRANSFORMATION AND QUANTIZATION FUNCTIONS FOR VIDEO ENCODER SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08608038
|
Filing Dt:
|
02/28/1996
|
|
Title:
|
METHOD AND APPARATUS FOR INVERSE TELECINE PROCESSING BY FITTING PULL- DOWN PATTERNS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08608039
|
Filing Dt:
|
02/28/1996
|
|
Title:
|
METHOD AND APPARATUS FOR INVERSE TELECINE PROCESS BY CORRELATING VECTORS OF PIXEL DIFFERENCES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/1998
|
Application #:
|
08608609
|
Filing Dt:
|
02/29/1996
|
|
Title:
|
METHOD FOR METAL DELAY TESTING IN SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/1998
|
Application #:
|
08608679
|
Filing Dt:
|
02/29/1996
|
|
Title:
|
APPARATUS FOR FORMING ELECTRICAL CONNECTIONS BETWEEN A SEMICONDUCTOR DIE AND A SEMICONDUCTOR PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/1998
|
Application #:
|
08609359
|
Filing Dt:
|
03/01/1996
|
|
Title:
|
PHYSICAL DESIGN AUTOMATION SYSTEM AND PROCESS FOR DESIGNING INTEGRATED CIRCUIT CHIP USING SIMULATED ANNEALING WITH "CHESSBOARD" AND "JIGGLE" OPTIMIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
08609397
|
Filing Dt:
|
03/01/1996
|
|
Title:
|
PHYSICAL DESIGN AUTOMATION SYSTEM AND PROCESS FOR DESIGNING INTEGRATED CIRCUIT CHIP USING "CHESSBOARD" AND "JIGGLE" OPTIMIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
08611325
|
Filing Dt:
|
03/08/1996
|
|
Title:
|
TEST SHELLS FOR PROTECTING PROPRIETARY INFORMATION IN ASIC CORES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/1997
|
Application #:
|
08611327
|
Filing Dt:
|
03/08/1996
|
|
Title:
|
METHOD AND APPARATUS FOR FAST SYNCHRONIZATION OF T1 EXTENDED SUPERFRAMES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
08612112
|
Filing Dt:
|
03/07/1996
|
|
Title:
|
ATM COMMUNICATION SYSTEM INTERCONNECT/TERMINATION UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/1998
|
Application #:
|
08612194
|
Filing Dt:
|
03/07/1996
|
|
Title:
|
ATM COMMUNICATION SYSTEM INTERCONNECT/TERMINATION UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1998
|
Application #:
|
08612373
|
Filing Dt:
|
03/07/1996
|
|
Title:
|
ATM COMMUNICATION SYSTEM INTERCONNECT/TERMINATION UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/1997
|
Application #:
|
08613040
|
Filing Dt:
|
03/08/1996
|
|
Title:
|
HIGH DENSITY GATE ARRAY BASE CELL ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/1998
|
Application #:
|
08613061
|
Filing Dt:
|
03/08/1996
|
|
Title:
|
ERROR-TOLERANT VIDEO DISPLAY SUBSYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/1998
|
Application #:
|
08613161
|
Filing Dt:
|
03/08/1996
|
|
Title:
|
GUARD RINGS TO COMPENSATE FOR SIDE LOBE RINGING IN ATTENUATED PHASE SHIFT RETICLES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/1998
|
Application #:
|
08614403
|
Filing Dt:
|
03/12/1996
|
|
Title:
|
HIGH PERFORMANCE N:1 MULTIPLEXER WITH OVERLAP CONTROL OF MULTI-PHASE CLOCKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
08614803
|
Filing Dt:
|
03/07/1996
|
|
Title:
|
ATM COMMUNICATION SYSTEM INTERCONNECT/TERMINATION UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/1998
|
Application #:
|
08614804
|
Filing Dt:
|
03/07/1996
|
|
Title:
|
ATM COMMUNICATION SYSTEM INTERCONNECT/TERMINATION UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1999
|
Application #:
|
08614806
|
Filing Dt:
|
03/07/1996
|
|
Title:
|
ATM COMMUNICATION SYSTEM INTERCONNECT TERMINATION UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08615388
|
Filing Dt:
|
03/14/1996
|
|
Title:
|
METHOD OF PACKAGING INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/1997
|
Application #:
|
08615437
|
Filing Dt:
|
03/14/1996
|
|
Title:
|
PLASMA CLEAN WITH HYDROGEN GAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/1998
|
Application #:
|
08615865
|
Filing Dt:
|
03/14/1996
|
|
Title:
|
METHOD OF FLIP CHIP ASSEMBLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/1997
|
Application #:
|
08616070
|
Filing Dt:
|
03/14/1996
|
|
Title:
|
PROTECTING PROPRIETARY ASIC DESIGN INFORMATION USING BOUNDARY SCAN ON SELECTIVE INPUTS AND OUTPUTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/1997
|
Application #:
|
08619909
|
Filing Dt:
|
03/20/1996
|
|
Title:
|
FLIP CHIP PACKAGE WITH REDUCED NUMBER OF PACKAGE LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/1999
|
Application #:
|
08623470
|
Filing Dt:
|
03/28/1996
|
|
Title:
|
METHOD AND APPARATUS FOR PROTECTING FUNCTIONS IMBEDDED WITHIN AN INTEGRATED CIRCUIT FROM REVERSE ENGINEERING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/1999
|
Application #:
|
08624235
|
Filing Dt:
|
03/29/1996
|
|
Title:
|
METHODS FOR SIMPLIFIED INTEGRATION OF HOST BASED STORAGE ARRAY CONTROL FUNCTIONS USING READ AND WRITE OPERATIONS ON A STORAGE ARRAY CONTROL PORT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1998
|
Application #:
|
08625452
|
Filing Dt:
|
03/29/1996
|
|
Title:
|
LINEARIZATION METHOD AND APPARATUS FOR VOLTAGE CONTROLLED OSCILLATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/1999
|
Application #:
|
08625665
|
Filing Dt:
|
03/29/1996
|
|
Title:
|
N-DEEP FIXED LATENCY FALL-THROUGH FIFO ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1998
|
Application #:
|
08626272
|
Filing Dt:
|
04/04/1996
|
|
Title:
|
UPDATE SCHEME FOR IMPEDANCE CONTROLLED I/O BUFFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08626773
|
Filing Dt:
|
04/02/1996
|
|
Title:
|
HARDWARE SYSTEM VERIFICATION ENVIRONMENT TOOL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08626776
|
Filing Dt:
|
04/02/1996
|
|
Title:
|
MULTILEVEL METALLIZATION STRUCTURE FOR INTEGRATED CIRCUIT I/O LINES FOR INCREASED CURRENT CAPACITY AND ESD PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2000
|
Application #:
|
08627411
|
Filing Dt:
|
04/01/1996
|
|
Title:
|
SYSTEM HAVING HEAT DISSIPATING LEADFRAMES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/1997
|
Application #:
|
08627622
|
Filing Dt:
|
04/04/1996
|
|
Title:
|
PROCESS MONITOR USING IMPEDANCE CONTROLLED I/O CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/1998
|
Application #:
|
08627823
|
Filing Dt:
|
05/10/1996
|
|
Title:
|
METHOD FOR CREATING AND USING DESIGN SHELLS FOR INTEGRATED CIRCUIT DESIGNS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/1998
|
Application #:
|
08629154
|
Filing Dt:
|
04/08/1996
|
|
Title:
|
METHOD AND APPARATUS FOR MEASURING PERFORMANCE OF A COMPUTER BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
08630257
|
Filing Dt:
|
04/10/1996
|
|
Title:
|
AUTOMATED DESIGN METHOD AND SYSTEM FOR SYNTHESIZING DIGITAL MULTIPLIERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/1999
|
Application #:
|
08630267
|
Filing Dt:
|
04/10/1996
|
|
Title:
|
METHOD OF FORMING A PLANAR SURFACE DURING MULTI-LAYER INTERCONNECT FORMATION BY A LASER-ASSISTED DIELECTRIC DEPOSITION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08630906
|
Filing Dt:
|
04/04/1996
|
|
Title:
|
METHODS AND STRUCTURE FOR MAINTAINING CACHE CONSISTENCY IN A RAID CONTROLLER HAVING REDUNDANT CACHES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08631360
|
Filing Dt:
|
04/12/1996
|
|
Title:
|
PROCESS FOR LOW ENERGY IMPLANTATION OF SEMICONDUCTOR SUBSTRATE USING CHANNELING TO FORM RETROGRADE WELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/1999
|
Application #:
|
08632550
|
Filing Dt:
|
04/15/1996
|
|
Title:
|
UTILITY WAFER FOR CHEMICAL-MECHANICAL PLANARIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08632773
|
Filing Dt:
|
04/15/1996
|
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING DECIMATION AND INTERPOLATION OF PCM DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08632952
|
Filing Dt:
|
04/16/1996
|
|
Title:
|
CONDUCTIVE POLYMER BALL ATTACHMENT FOR GRID ARRAY SEMICONDUCTOR PACKAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
08635288
|
Filing Dt:
|
04/19/1996
|
|
Title:
|
CHIP ON TAPE DIE REFRAME PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08635338
|
Filing Dt:
|
04/19/1996
|
|
Title:
|
DIGITAL-TO-ANALOG CONVERTER HAVING OVERLAPPING SEGMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/1998
|
Application #:
|
08641444
|
Filing Dt:
|
04/30/1996
|
|
Title:
|
MEMORY HAVING DIRECT STRAP CONNECTION TO POWER SUPPLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/1999
|
Application #:
|
08642393
|
Filing Dt:
|
05/03/1996
|
|
Title:
|
METHOD AND APPARATUS FOR DESIGNING RE-USABLE CORE INTERFACE SHELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/1998
|
Application #:
|
08643185
|
Filing Dt:
|
05/03/1996
|
|
Title:
|
METHOD FOR PARTITIONING HARDWARE AND FIRMWARE TASKS IN DIGITAL AUDIO/VIDEO DECODING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08643263
|
Filing Dt:
|
05/03/1996
|
|
Title:
|
SINGLE CHIP MULTIPROCESSOR ARCHITECTURE WITH INTERNAL TASK SWITCHING SYNCHRONIZATION BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/1998
|
Application #:
|
08643953
|
Filing Dt:
|
05/07/1996
|
|
Title:
|
SUPER-COMPACT HARDWARE ARCHITECTURE FOR IDCT COMPUTATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08644000
|
Filing Dt:
|
05/07/1996
|
|
Title:
|
INTEGRATED CIRCUIT UNDERFILL RESERVOIR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
08645572
|
Filing Dt:
|
05/14/1996
|
|
Title:
|
SYSTEM AND METHOD FOR IMPLEMENTATION OF INVERSE WAVELET TRANSFORMS
|
|
