|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
11262679
|
Filing Dt:
|
10/31/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
METHODS AND STRUCTURE FOR SAS EXPANDER INITIATING COMMUNICATION TO A SAS INITIATOR TO IDENTIFY CHANGES IN THE SAS DOMAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
11265040
|
Filing Dt:
|
11/02/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
METHOD OF DESIGN BASED PROCESS CONTROL OPTIMIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2010
|
Application #:
|
11266056
|
Filing Dt:
|
11/02/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
METHODS AND SYSTEMS FOR ELIMINATING TEST SYSTEM REBOOTS BETWEEN FUNCTIONAL TESTS OF HOST ADAPTER BOARDS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
11266132
|
Filing Dt:
|
11/02/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
ALL PURPOSE PROCESSOR IMPLEMENTATION TO SUPPORT DIFFERENT TYPES OF CACHE MEMORY ARCHITECTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11266133
|
Filing Dt:
|
11/02/2005
|
Publication #:
|
|
Pub Dt:
|
05/03/2007
| | | | |
Title:
|
MULTI-SURFACED PLATE-TO-PLATE CAPACITOR AND METHOD OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11267999
|
Filing Dt:
|
11/07/2005
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
Title:
|
STORING RAID CONFIGURATION DATA WITHIN A BIOS IMAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
11269275
|
Filing Dt:
|
11/08/2005
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
REDUCTION OF MACRO LEVEL STRESSES IN COPPER/LOW-K WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11270077
|
Filing Dt:
|
11/09/2005
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
MEMORY BISR CONTROLLER ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
11271991
|
Filing Dt:
|
11/09/2005
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
METHOD AND COMPUTER PROGRAM FOR SPREADING TRACE SEGMENTS IN AN INTEGRATED CIRCUIT PACKAGE DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
11272300
|
Filing Dt:
|
11/10/2005
|
Publication #:
|
|
Pub Dt:
|
05/10/2007
| | | | |
Title:
|
METHOD FOR ROBUST INVERSE TELECINE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
11273304
|
Filing Dt:
|
11/14/2005
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
NOISE ADAPTIVE 3D COMPOSITE NOISE REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
11273518
|
Filing Dt:
|
11/14/2005
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
WRITE BASED POWER ADAPTIVE CONTROL SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11273940
|
Filing Dt:
|
11/15/2005
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
LOW JITTER AND/OR FAST LOCK-IN CLOCK RECOVERY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
11276938
|
Filing Dt:
|
03/17/2006
|
Title:
|
DEVICE FOR MINIMIZING DIFFERENTIAL PAIR LENGTH MISMATCH AND IMPEDANCE DISCONTINUITIES IN AN INTEGRATED CIRCUIT PACKAGE DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
11277188
|
Filing Dt:
|
03/22/2006
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
DEVICE FOR AVOIDING PARASITIC CAPACITANCE IN AN INTEGRATED CIRCUIT PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
11280590
|
Filing Dt:
|
11/15/2005
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
MULTI-MODE MANAGEMENT OF A SERIAL COMMUNICATION LINK
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11280639
|
Filing Dt:
|
11/16/2005
|
Publication #:
|
|
Pub Dt:
|
05/17/2007
| | | | |
Title:
|
DYNAMIC ON-CHIP LOGIC ANALYSIS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11282881
|
Filing Dt:
|
11/18/2005
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
DIFFERENTIAL PUSH-PULL GAIN CONTROLLING METHOD AND APPARATUS TO REDUCE THE EFFECTS OF ROTATIONAL ECCENTRICITY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
11283044
|
Filing Dt:
|
11/18/2005
|
Title:
|
REDUCE OR ELIMINATE IMC CRACKING IN POST WIRE BONDED DIES BY DOPING ALUMINUM USED IN BOND PADS DURING CU/LOW-K BEOL PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
11283219
|
Filing Dt:
|
11/18/2005
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
ALTERNATE PAD STRUCTURES/PASSIVATION INEGRATION SCHEMES TO REDUCE OR ELIMINATE IMC CRACKING IN POST WIRE BONDED DIES DURING CU/LOW-K BEOL PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2007
|
Application #:
|
11283340
|
Filing Dt:
|
11/18/2005
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
SCALING OF FUNCTIONAL ASSIGNMENTS IN PACKAGES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11284864
|
Filing Dt:
|
11/22/2005
|
Publication #:
|
|
Pub Dt:
|
06/28/2007
| | | | |
Title:
|
Endian mapping engine, method of endian mapping and a processing system employing the engine and the method
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11285243
|
Filing Dt:
|
11/22/2005
|
Publication #:
|
|
Pub Dt:
|
06/07/2007
| | | | |
Title:
|
BUS SYSTEM WITH MULTIPLE MODES OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11286546
|
Filing Dt:
|
11/23/2005
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
PROGRAMMABLE NANOTUBE INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
11286557
|
Filing Dt:
|
11/23/2005
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
PROGRAMMABLE POWER MANAGEMENT USING A NANOTUBE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
11286558
|
Filing Dt:
|
11/23/2005
|
Publication #:
|
|
Pub Dt:
|
06/07/2007
| | | | |
Title:
|
CONFIGURABLE POWER SEGMENTATION USING A NANOTUBE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11287615
|
Filing Dt:
|
11/28/2005
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
BIAS FOR ELECTROSTATIC DISCHARGE PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
11287927
|
Filing Dt:
|
11/28/2005
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
PLATFORM ASIC RELIABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
11290087
|
Filing Dt:
|
11/30/2005
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
ELIMINATE IMC CRACKING IN POST WIREBONDED DIES: MACRO LEVEL STRESS REDUCTION BY MODIFYING DIELECTRIC/METAL FILM STACK IN BE LAYERS DURING CU/LOW-K PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2010
|
Application #:
|
11290096
|
Filing Dt:
|
11/30/2005
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR MANAGING FLOW CONTROL IN PCI EXPRESS TRANSACTION LAYER
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11290178
|
Filing Dt:
|
11/30/2005
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
Methods of memory bitmap verification for finished product
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2009
|
Application #:
|
11290186
|
Filing Dt:
|
11/30/2005
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
METHOD FOR GENERALIZING DESIGN ATTRIBUTES IN A DESIGN CAPTURE ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11290194
|
Filing Dt:
|
11/30/2005
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
ACCURATE MOTION DETECTION FOR THE COMBINATION OF MOTION ADAPTIVE AND MOTION COMPENSATION DE-INTERLACING APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
11293404
|
Filing Dt:
|
12/02/2005
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR SEGMENTATION OF MACROBLOCKS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
11299506
|
Filing Dt:
|
12/12/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
UNIFIED MEMORY ARCHITECTURE FOR RECORDING APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11300012
|
Filing Dt:
|
12/14/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
MITIGATING PERFORMANCE DEGRADATION CAUSED BY A SATA DRIVE ATTACHED TO A SAS DOMAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
11300938
|
Filing Dt:
|
12/15/2005
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
ELECTROSTATIC DISCHARGE SERIES PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
11303506
|
Filing Dt:
|
12/16/2005
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
MEMORY ENCRYPTION FOR DIGITAL VIDEO
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11304862
|
Filing Dt:
|
12/14/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE HAVING INCREASED RESISTANCE TO ELECTROSTATIC DISCHARGE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
11305180
|
Filing Dt:
|
12/15/2005
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR DYNAMICALLY SELECTING ONE OF MULTIPLE FIRMWARE IMAGES FOR BOOTING AN I/O CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11305749
|
Filing Dt:
|
12/16/2005
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
TESTING HIGH FREQUENCY SIGNALS ON A TRACE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11305992
|
Filing Dt:
|
12/19/2005
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
Methods and structure for improved migration of raid logical volumes
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11311515
|
Filing Dt:
|
12/19/2005
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
AUTOMATION OF TIE CELL INSERTION, OPTIMIZATION AND REPLACEMENT BY SCAN FLIP-FLOPS TO INCREASE FAULT COVERAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2008
|
Application #:
|
11311523
|
Filing Dt:
|
12/19/2005
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
METHODS AND STRUCTURE FOR IMPROVED IMPORT/EXPORT OF RAID LEVEL 6 VOLUMES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
11312080
|
Filing Dt:
|
12/20/2005
|
Publication #:
|
|
Pub Dt:
|
07/12/2007
| | | | |
Title:
|
SYSTEM AND METHOD FOR IMPLEMENTING A STORAGE PROTOCOL WITH INITIATOR CONTROLLED DATA TRANSFER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
11314883
|
Filing Dt:
|
12/21/2005
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
MEDIA TYPE DETECTION USING A LOCK INDICATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
11315959
|
Filing Dt:
|
12/21/2005
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
WEB-ENABLED SOLUTIONS FOR MEMORY COMPILATION TO SUPPORT PRE-SALES ESTIMATION OF MEMORY SIZE, PERFORMANCE AND POWER DATA FOR MEMORY COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
11316011
|
Filing Dt:
|
12/19/2005
|
Publication #:
|
|
Pub Dt:
|
06/21/2007
| | | | |
Title:
|
METHOD FOR SIMULATING RESISTOR CHARACTERISTICS AT HIGH ELECTRIC FIELDS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2009
|
Application #:
|
11318231
|
Filing Dt:
|
12/23/2005
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
METHOD AND/OR APPARATUS FOR CROSS-COLOR AND CROSS-LUMINANCE SUPPRESSION USING SHIMMER DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2009
|
Application #:
|
11318332
|
Filing Dt:
|
12/23/2005
|
Publication #:
|
|
Pub Dt:
|
06/28/2007
| | | | |
Title:
|
ISOLATED POWER DOMAIN CORE REGIONS IN PLATFORM ASICS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
11321260
|
Filing Dt:
|
12/29/2005
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
METHOD AND SYSTEM FOR LAYOUT VERSUS SCHEMATIC VALIDATION OF INTEGRATED CIRCUIT DESIGNS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
11321747
|
Filing Dt:
|
12/29/2005
|
Title:
|
AT-SPEED ON-CHIP SHORT CLOCK CYCLE MONITORING SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11323398
|
Filing Dt:
|
12/29/2005
|
Publication #:
|
|
Pub Dt:
|
11/08/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR DIVERTING VOID DIFFUSION IN INTEGRATED CIRCUIT CONDUCTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
11323400
|
Filing Dt:
|
12/29/2005
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR REDIRECTING VOID DIFFUSION AWAY FROM VIAS IN AN INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11323401
|
Filing Dt:
|
12/29/2005
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
METHOD AND COMPUTER PROGRAM PRODUCT FOR DETECTING POTENTIAL FAILURES IN AN INTEGRATED CIRCUIT DESIGN AFTER OPTICAL PROXIMITY CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2008
|
Application #:
|
11323405
|
Filing Dt:
|
12/29/2005
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
METHOD AND SAMPLE FOR RADIATION MICROSCOPY INCLUDING A PARTICLE BEAM CHANNEL FORMED IN THE SAMPLE SOURCE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
11323468
|
Filing Dt:
|
12/30/2005
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
YIELD-LIMITING DESIGN-RULES-COMPLIANT PATTERN LIBRARY GENERATION AND LAYOUT INSPECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
11323595
|
Filing Dt:
|
12/29/2005
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
APPLYING A TRANSFER FUNCTION TO A SIGNAL FOR DETERMINING COMPLIANCE TO A SPECIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11323935
|
Filing Dt:
|
12/29/2005
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
SIMULTANEOUS DISPLAY OF EYE DIAGRAM AND JITTER PROFILE DURING DEVICE CHARACTERIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
11324082
|
Filing Dt:
|
12/29/2005
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
SYSTEM FOR AVOIDING FALSE PATH PESSIMISM IN ESTIMATING NET DELAY FOR AN INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
11324084
|
Filing Dt:
|
12/29/2005
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR DETECTING DEFECTS IN INTEGRATED CIRCUIT DIE FROM STIMULATION OF STATISTICAL OUTLIER SIGNATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11324105
|
Filing Dt:
|
12/29/2005
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
METHOD AND END CELL LIBRARY FOR AVOIDING SUBSTRATE NOISE IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
11325291
|
Filing Dt:
|
01/04/2006
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
HYBRID MULTIPLE BIT-DEPTH VIDEO PROCESSING ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2008
|
Application #:
|
11345929
|
Filing Dt:
|
02/02/2006
|
Publication #:
|
|
Pub Dt:
|
08/02/2007
| | | | |
Title:
|
ACTIVE CURRENT CANCELLATION FOR HIGH PERFORMANCE VIDEO CLAMPS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11349356
|
Filing Dt:
|
02/07/2006
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
CDM ESD EVENT PROTECTION IN APPLICATION CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
11349358
|
Filing Dt:
|
02/07/2006
|
Publication #:
|
|
Pub Dt:
|
11/02/2006
| | | | |
Title:
|
CDM ESD EVENT SIMULATION AND REMEDIATION THEREOF IN APPLICATION CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
11351091
|
Filing Dt:
|
02/09/2006
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
Title:
|
GENERATION OF AN EXTRACTED TIMING MODEL FILE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2009
|
Application #:
|
11355027
|
Filing Dt:
|
02/15/2006
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
PROGRESSIVE VIDEO DETECTION WITH AGGREGATED BLOCK SADS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
11355631
|
Filing Dt:
|
02/16/2006
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
APPARATUS AND METHODS FOR POWER MANAGEMENT AND SPIN-UP IN A STORAGE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11360103
|
Filing Dt:
|
02/23/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR INJECTING ERRORS INTO SAS DOMAINS THROUGH SAS EXPANDERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
11366735
|
Filing Dt:
|
03/02/2006
|
Publication #:
|
|
Pub Dt:
|
09/06/2007
| | | | |
Title:
|
MULTI-BIT CONFIGURATION PINS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11366921
|
Filing Dt:
|
03/02/2006
|
Publication #:
|
|
Pub Dt:
|
09/06/2007
| | | | |
Title:
|
SCALED COERCION OF DISK DRIVE CAPACITY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
11374260
|
Filing Dt:
|
03/13/2006
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
Title:
|
APPARATUS AND METHODS FOR SIMPLIFIED SSP LINK LAYER PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
11374359
|
Filing Dt:
|
03/13/2006
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
Apparatus and methods for a simplified, multi-client SAS port for management of other devices in an enhanced SAS device
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2009
|
Application #:
|
11376781
|
Filing Dt:
|
03/15/2006
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
Title:
|
VERIFICATION OF AN EXTRACTED TIMING MODEL FILE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2009
|
Application #:
|
11389974
|
Filing Dt:
|
03/27/2006
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
SYSTEM AND METHOD FOR DISPLAY COMPOSITING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
11397252
|
Filing Dt:
|
04/03/2006
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
INTERDIGITATED MESH TO PROVIDE DISTRIBUTED, HIGH QUALITY FACTOR CAPACITIVE COUPLING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
11399723
|
Filing Dt:
|
04/06/2006
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE AND METHOD USING ISOLATED VSS PLANE TO ACCOMMODATE HIGH SPEED CIRCUITRY GROUND ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2007
|
Application #:
|
11403137
|
Filing Dt:
|
04/11/2006
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
WAFER CHUCKING APPARATUS FOR SPIN PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
11413497
|
Filing Dt:
|
04/28/2006
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
DIFFERENTIAL CURRENT-MODE DRIVER WITH HIGH COMMON-MODE RANGE AND CONTROLLED EDGE RATES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2014
|
Application #:
|
11437059
|
Filing Dt:
|
05/18/2006
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
STUB-TUNED WIREBOND PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
11450846
|
Filing Dt:
|
06/09/2006
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
OPTIMIZING FOCUS POINT FOR OPTICAL DISC
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
11460680
|
Filing Dt:
|
07/28/2006
|
Publication #:
|
|
Pub Dt:
|
12/14/2006
| | | | |
Title:
|
ENHANCED METHOD OF OPTIMIZING MULTIPLEX STRUCTURES AND MULTIPLEX CONTROL STRUCTURES IN RTL CODE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2009
|
Application #:
|
11465662
|
Filing Dt:
|
08/18/2006
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
METHOD AND COMPUTER PROGRAM FOR STATIC TIMING ANALYSIS WITH DELAY DE-RATING AND CLOCK CONSERVATISM REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2012
|
Application #:
|
11466867
|
Filing Dt:
|
08/24/2006
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
Title:
|
RANDOM SEED STABILITY WITH FUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
11466876
|
Filing Dt:
|
08/24/2006
|
Publication #:
|
|
Pub Dt:
|
12/31/2009
| | | | |
Title:
|
IDENTIFICATION CIRCUIT WITH REPEATABLE OUTPUT CODE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2009
|
Application #:
|
11466885
|
Filing Dt:
|
08/24/2006
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
SECURE, STABLE ON CHIP SILICON IDENTIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11478044
|
Filing Dt:
|
06/29/2006
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
AUTOMATIC GENERATION OF TIMING CONSTRAINTS FOR THE VALIDATION/SIGNOFF OF TEST STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2008
|
Application #:
|
11483056
|
Filing Dt:
|
07/07/2006
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
Title:
|
ARITHMETIC DECODE WITHOUT RENORMALIZATION COSTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
11490691
|
Filing Dt:
|
07/20/2006
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
Title:
|
METHOD FOR REQUEST TRANSACTION ORDERING IN OCP BUS TO AXI BUS BRIDGE DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2014
|
Application #:
|
11504190
|
Filing Dt:
|
08/14/2006
|
Publication #:
|
|
Pub Dt:
|
02/14/2008
| | | | |
Title:
|
Method and system for creating and utilizing virtual hardware resources
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
11506680
|
Filing Dt:
|
08/18/2006
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT PACKAGE AND SYSTEM INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11507156
|
Filing Dt:
|
08/21/2006
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
METHODS AND APPARATUS FOR IMPROVED ERROR AND ERASURE CORRECTION IN A REED-SOLOMON DATE CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11508473
|
Filing Dt:
|
08/23/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
METHODS AND APPARATUS FOR IMPROVED RAID 1 MIRROR RE-SYNCHRONIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
11508585
|
Filing Dt:
|
08/23/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
CIRCUITS AND ASSOCIATED METHODS FOR IMPROVED DEBUG AND TEST OF AN APPLICATION INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2009
|
Application #:
|
11509370
|
Filing Dt:
|
08/24/2006
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
METHOD AND APPARATUS FOR FIXING BEST CASE HOLD TIME VIOLATIONS IN AN INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
11511783
|
Filing Dt:
|
08/29/2006
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
Title:
|
DIGITAL POWER-ON RESET
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
11516382
|
Filing Dt:
|
09/05/2006
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
Title:
|
DUTY CYCLE COUNTING PHASE CALIBRATION SCHEME OF AN INPUT/OUTPUT (I/O) INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
11523139
|
Filing Dt:
|
09/19/2006
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
Title:
|
SYSTEM AND METHOD FOR PROVIDING SWAP PATH VOLTAGE AND TEMPERATURE COMPENSATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11524107
|
Filing Dt:
|
09/20/2006
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
Title:
|
APPARATUS AND METHOD OF MANUFACTURE FOR INTEGRATED CIRCUIT AND CMOS DEVICE INCLUDING EPITAXIALLY GROWN DIELECTRIC ON SILICON CARBIDE
|
|