|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
08804326
|
Filing Dt:
|
02/21/1997
|
|
Title:
|
METHOD AND APPARATUS FOR SETTING A PLURALITY OF ADDRESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/1999
|
Application #:
|
08804329
|
Filing Dt:
|
02/14/1997
|
|
Title:
|
APPARATUS AND METHOD FOR ADDRESSING A CACHE MEMORY IN A COMPUTER SYSTEM UTILIZING CACHE TAG MEMORY WITH INTEGRATED ADDER AND PRE- DECODE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/1998
|
Application #:
|
08806389
|
Filing Dt:
|
02/28/1997
|
|
Title:
|
OFFSET VOLTAGE COMPENSATION FOR VOLTAGE COMPARATORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
08810256
|
Filing Dt:
|
03/03/1997
|
|
Title:
|
SYSTEM AND METHOD FOR PARAMETRIC SURFACE REPRESENTATION FROM POLYGONAL DESCRIPTIONS OF ARBITRARY OBJECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08811818
|
Filing Dt:
|
03/04/1997
|
|
Title:
|
METHOD FOR ELIMINATING PEELING AT END EDGE OF SEMICONDUCTOR SUBSTRATE IN METAL ORGANIC CHEMICAL VAPOR DEPOSITION OF TITANIUM NITRIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
08812773
|
Filing Dt:
|
03/06/1997
|
|
Title:
|
SINGLE CHIP COMPUTER HAVING INTEGRATED MPEG AND GRAPHICAL PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2001
|
Application #:
|
08813340
|
Filing Dt:
|
03/07/1997
|
|
Title:
|
METHOD FOR MANUFACTURING AN INTEGRATED CIRCUIT USING PREDEFINED AND PREVERIFIED CORE MODULES HAVING A PLURALITY OF MATCHED CLOCK INPUTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/1998
|
Application #:
|
08816254
|
Filing Dt:
|
03/13/1997
|
|
Title:
|
DIFFUSION BARRIER FOR POLYSILICON GATE ELECTRODE OF MOS DEVICE IN INTEGRATED CIRCUIT STRUCTURE, AND METHOD OF MAKING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
08818640
|
Filing Dt:
|
03/14/1997
|
|
Title:
|
YIELD IMPROVEMENT TECHNIQUES THROUGH LAYOUT OPTIMIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2000
|
Application #:
|
08819018
|
Filing Dt:
|
03/17/1997
|
|
Title:
|
INTER-BUS BRIDGE CIRCUIT WITH INTEGRATEDSHARED MEMORY INTERFACE AND LOOPBACK TEST CAPABILITY AND METHOD FOR USE OF SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08819299
|
Filing Dt:
|
03/18/1997
|
|
Title:
|
SEMICONDUCTOR DIE HAVING ON-DIE DE-COUPLING CAPACITANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/1998
|
Application #:
|
08819856
|
Filing Dt:
|
03/17/1997
|
|
Title:
|
METHOD AND APPARATUS FOR SCAN CHAIN WITH REDUCED DELAY PENALTY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2002
|
Application #:
|
08820370
|
Filing Dt:
|
03/12/1997
|
|
Title:
|
AUTOMATIC CORRECTION OF POWER SPECTRAL BALANCE IN AUDIO SOURCE MATERIAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/1999
|
Application #:
|
08822078
|
Filing Dt:
|
03/20/1997
|
|
Title:
|
POLISHING COMPOSITION FOR CMP OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/1998
|
Application #:
|
08822412
|
Filing Dt:
|
03/21/1997
|
|
Title:
|
EDGE METRIC CALCULATION METHOD AND APPARATUS USING PERMUTATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/1999
|
Application #:
|
08822591
|
Filing Dt:
|
03/20/1997
|
|
Title:
|
EMPLOYING REQUEST QUEUES AND COMPLETION QUEUES BETWEEN MAIN PROCESSORS AND I/O PROCESSORS WHEREIN A MAIN PROCESSOR IS INTERRUPTED WHEN A CERTAIN NUMBER OF COMPLETION MESSAGES ARE PRESENT IN ITS COMPLETION QUEUE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
08823298
|
Filing Dt:
|
03/21/1997
|
|
Title:
|
MESSAGE FIFO EMPTY EARLY WARNING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
08823305
|
Filing Dt:
|
03/21/1997
|
|
Title:
|
TUNABLE DIELECTRIC CONSTANT OXIDE AND METHOD OF MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
08824170
|
Filing Dt:
|
03/26/1997
|
|
Title:
|
CLOCK RECOVERY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1999
|
Application #:
|
08825082
|
Filing Dt:
|
03/27/1997
|
|
Title:
|
FULLY DIGITAL CLOCK SYNTHESIZER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/1999
|
Application #:
|
08828204
|
Filing Dt:
|
03/21/1997
|
|
Title:
|
METHODOLOGY FOR PULL MODEL INVOCATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/1999
|
Application #:
|
08828496
|
Filing Dt:
|
03/31/1997
|
|
Title:
|
METHOD AND APPARATUS FOR DOUBLING A CLOCK SIGNAL USING PHASE INTERPOLATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
08828614
|
Filing Dt:
|
03/31/1997
|
|
Title:
|
METHOD FOR FAST QUEUE RESTART AFTER REDUNDANT I/O PATH FAILOVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
08828807
|
Filing Dt:
|
04/03/1997
|
|
Title:
|
DIGITAL VIDEO DISC DECODER INCLUDING COMMAND BUFFER AND COMMAND STATUS POINTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2000
|
Application #:
|
08829409
|
Filing Dt:
|
03/31/1997
|
|
Title:
|
METHOD AND APPARATUS FOR TERMINATING A BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
08829520
|
Filing Dt:
|
03/28/1997
|
|
Title:
|
HIGH DENSITY GATE ARRAY CELL ARCHITECTURE WITH SHARING OF WELL TAPS BETWEEN CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
08831405
|
Filing Dt:
|
04/01/1997
|
|
Title:
|
SINGLE CHIP COMMUNICATION DEVICE THAT IMPLEMENTS
MULTIPLE SIMULTANEOUS COMMUNICATION CHANNELS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08832245
|
Filing Dt:
|
04/03/1997
|
|
Title:
|
PROCESS FOR FABRICATING A MODERATE-DEPTH DIFFUSED EMITTER BIPOLAR TRANSISTOR IN A BICMOS DEVICE WITHOUT USING AN ADDITIONAL MASK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
08833144
|
Filing Dt:
|
04/03/1997
|
|
Title:
|
METHOD AND APPARATUS FOR TWO-ROW MACROBLOCK DECODING TO IMPROVE CACHING EFFICIENCY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
08833597
|
Filing Dt:
|
04/07/1997
|
|
Title:
|
PROCESS FOR FORMING IMPROVED COBALT SILICIDE LAYER ON INTEGRATED CIRCUIT STRUCTURE USING TWO CAPPING LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2000
|
Application #:
|
08833816
|
Filing Dt:
|
04/09/1997
|
|
Title:
|
AUDIO TRANSIENT SUPPRESSION DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
08835501
|
Filing Dt:
|
04/08/1997
|
|
Title:
|
METHOD FOR RENDERING HIGH ORDER RATIONAL SURFACE PATCHES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/1998
|
Application #:
|
08837530
|
Filing Dt:
|
04/21/1997
|
|
Title:
|
BALL GRID ARRAY PACKAGE EMPLOYING RAISED METAL CONTACT RINGS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1999
|
Application #:
|
08837618
|
Filing Dt:
|
04/21/1997
|
|
Title:
|
SEMICONDUCTOR DIE HAVING SACRIFICIAL BOND PADS FOR DIE TEST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/1998
|
Application #:
|
08837685
|
Filing Dt:
|
04/21/1997
|
|
Title:
|
BALL GRID ARRAY PACKAGE EMPLOYING SOLID CORE SOLDER BALLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
08838798
|
Filing Dt:
|
04/10/1997
|
|
Title:
|
SYSTEM AND METHOD FOR USING PROFILES TO MANAGE DATA STREAMS FOR DEVICE VERIFFICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/1999
|
Application #:
|
08838799
|
Filing Dt:
|
04/10/1997
|
|
Title:
|
MEMORY CIRCUIT AND METHOD FOR MULTIVALUED LOGIC STORAGE BY PROCESS VARIATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1999
|
Application #:
|
08840575
|
Filing Dt:
|
04/21/1997
|
|
Title:
|
SINGLE CHIP REMOTE ACCESS PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2000
|
Application #:
|
08840946
|
Filing Dt:
|
04/21/1997
|
|
Title:
|
APPARATUS AND METHOD OF FABRICATING MIXED SIGNAL INTERFACE IN GSM WIRELESS APPLICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
08840947
|
Filing Dt:
|
04/21/1997
|
|
Title:
|
NOISE CANCELLATION IN MIXED SIGNAL ENVIRONMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2001
|
Application #:
|
08840948
|
Filing Dt:
|
04/21/1997
|
|
Title:
|
CAPACITORS WITH SILICIZED POLYSILICON SHIELDING IN DIGITAL CMOS PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
08841947
|
Filing Dt:
|
04/08/1997
|
|
Title:
|
PRE-CONDITIONING POLISHING PADS FOR CHEMICAL-MECHANICAL POLISHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
08842379
|
Filing Dt:
|
04/23/1997
|
|
Title:
|
HIGH POWER DISSIPATING TAPE BALL GRID ARRAY PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
08843419
|
Filing Dt:
|
04/15/1997
|
|
Title:
|
DEVICE AND METHOD FOR STORING AND RETRIEVING ORIGINAL AND REDUNDANT DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
08845696
|
Filing Dt:
|
04/25/1997
|
|
Title:
|
STIFFENER WITH SLOTS FOR CLIP-ON HEAT SINK ATTACHMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
08850076
|
Filing Dt:
|
05/02/1997
|
|
Title:
|
STIFFENER WITH INTEGRATED HEAT SINK ATTACHMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2000
|
Application #:
|
08850292
|
Filing Dt:
|
05/05/1997
|
|
Title:
|
STIFFENER RING ATTACHMENT WITH HOLES AND REMOVABLE SNAP-IN HEAT SINK OR HEATSPREADER/LID
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
08852597
|
Filing Dt:
|
05/07/1997
|
|
Title:
|
PBGA STIFFENER PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
08852692
|
Filing Dt:
|
05/07/1997
|
|
Title:
|
"METHOD OF TESTING MEMORY OPERATIONS EMPLOYING SELF-REPAIR CIRCUITRY AND PERMANENTLY DISABLING MEMORY LOCATIONS"
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
08853154
|
Filing Dt:
|
05/08/1997
|
|
Title:
|
MISREGISTRATION FIDUTIAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2000
|
Application #:
|
08853155
|
Filing Dt:
|
05/08/1997
|
|
Title:
|
COMPARING AERIAL IMAGE TO SEM OF PHOTORESIST OR SUBSTRATE PATTERN FOR MASKING PROCESS CHARACTERIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08854076
|
Filing Dt:
|
05/09/1997
|
|
Title:
|
DATA RETENTION WEAK WRITE CIRCUIT AND METHOD OF USING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
08854298
|
Filing Dt:
|
05/12/1997
|
|
Title:
|
METHOD AND APPARATUS FOR MAINTAINING AUTOMATIC TERMINATION OF A BUS IN THE EVENT OF A HOST FAILURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
08857629
|
Filing Dt:
|
05/16/1997
|
|
Title:
|
METHOD FOR ELIMINATING DOT-CRAWL ON NTSC TELEVISION MONITORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/1998
|
Application #:
|
08858270
|
Filing Dt:
|
05/19/1997
|
|
Title:
|
MEMORY CIRCUIT INCLUDING WRITE CONTROL UNIT WHEREIN SUBTHRESHOLD LEAKAGE MAY BE REDUCED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
08858271
|
Filing Dt:
|
05/19/1997
|
|
Title:
|
METHOD OF TESTING MEMORY REFRESH OPERATIONS WHEREIN SUBTHRESHOLD LEAKAGE CURRENT MAY BE SET TO NEAR WORST-CASE CONDITIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2000
|
Application #:
|
08859751
|
Filing Dt:
|
05/21/1997
|
|
Title:
|
FIXTURE FOR LID-ATTACHMENT FOR ENCAPSULATED PACKAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
08859788
|
Filing Dt:
|
05/19/1997
|
|
Title:
|
METHOD AND APPARATUS FOR TWO-ROW DECODING OF MPEG VIDEO
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08861884
|
Filing Dt:
|
05/22/1997
|
|
Title:
|
PRESERVING CLEARANCE BETWEEN ENCAPSULANT AND PCB FOR CAVITY-DOWN SINGLE-TIER PACKAGE ASSEMBLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
08862233
|
Filing Dt:
|
05/23/1997
|
|
Title:
|
METHOD FOR GENERATING FORMAT-INDEPENDENT ELECTRONIC CIRCUIT REPRESENTATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08863798
|
Filing Dt:
|
05/27/1997
|
|
Title:
|
METHOD FOR USING BUILT IN SELF TEST TO CHARACTERIZE INPUT-TO-OUTPUT DELAY TIME OF EMBEDDED CORES AND OTHER INTERGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/1999
|
Application #:
|
08864994
|
Filing Dt:
|
05/29/1997
|
|
Title:
|
CONFORMAL DIAMOND COATING FOR THERMAL IMPROVEMENT OF ELECTRONIC PACKAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/1998
|
Application #:
|
08865470
|
Filing Dt:
|
05/29/1997
|
|
Title:
|
MEMORY SYSTEM USING MULTIPLE STORAGE MECHANISMS TO ENABLE STORAGE AND RETRIEVAL OF MORE THAN TWO STATES IN A MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
08865737
|
Filing Dt:
|
05/30/1997
|
|
Title:
|
FIRST-IN-FIRST-OUT (FIFO) MEMORIES HAVING DUAL DESCRIPTORS AND CREDIT PASSING FOR EFFICIENT ACCESS IN A MULTI-PROCESSOR SYSTEM ENVIRONMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
08867249
|
Filing Dt:
|
06/02/1997
|
|
Title:
|
SONET PHYSICAL LAYER DEVICE HAVING ATM AND PPP INTERFACES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
08867992
|
Filing Dt:
|
06/03/1997
|
|
Title:
|
SYSTEM AND METHOD FOR ARBITRATING MULTI-FUNCTION ACCESS TO A SYSTEM BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/1999
|
Application #:
|
08868316
|
Filing Dt:
|
06/03/1997
|
|
Title:
|
HIGH PERFORMANCE HEAT SPREADER FOR FLIP CHIP PACKAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
08869278
|
Filing Dt:
|
06/04/1997
|
|
Title:
|
AN AUTOMATED INSPECTION SYSTEM FOR RESIDUAL METAL AFTER CHEMICAL-MECHANICAL POLISHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
08869796
|
Filing Dt:
|
06/05/1997
|
|
Title:
|
GROOVED SEMICONDUCTOR DIE FOR FLIP-CHIP HEAT SINK ATTACHMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
08874055
|
Filing Dt:
|
06/12/1997
|
|
Title:
|
AUTOMATED ENDPOINT DETECTION SYSTEM DURING CHEMICAL-MECHANICAL POLISHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2002
|
Application #:
|
08874085
|
Filing Dt:
|
06/12/1997
|
|
Title:
|
"GRAPHICAL VIDEO EDITING SYSTEM FOR REGENERATION OF BITSTREAMS"
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
08876208
|
Filing Dt:
|
06/16/1997
|
|
Title:
|
AUTOMATIC BAUD RATE DETECTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/1998
|
Application #:
|
08876925
|
Filing Dt:
|
06/16/1997
|
|
Title:
|
POWER SUPPLY ESD PROTECTION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
08877117
|
Filing Dt:
|
06/17/1997
|
|
Title:
|
"TEST BENCH INTERFACE GENERATOR FOR TESTER COMPATIBLE SIMULATIONS"
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
08878160
|
Filing Dt:
|
06/18/1997
|
|
Title:
|
RECOVERY CIRCUIT HAVING LONG HOLD TIME AND PHASE RANGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
08878328
|
Filing Dt:
|
06/18/1997
|
|
Title:
|
FREQUENCY SYNTHESIS ARCHITECTURE IN A SATELLITE RECEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
08878329
|
Filing Dt:
|
06/18/1997
|
|
Title:
|
METHOD FOR LOWPASS FILTER CALIBRATION IN A SATELLITE RECEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/1999
|
Application #:
|
08878333
|
Filing Dt:
|
06/18/1997
|
|
Title:
|
HIGH FREQUENCY SIGNAL PROCESSING CHIP HAVING SIGNAL PINS DISTRIBUTED TO MINIMIZE SIGNAL INTERFERENCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
08878334
|
Filing Dt:
|
06/18/1997
|
|
Title:
|
SATELLITE RECEIVER TUNER CHIP WITH FREQUENCY SYNTHESIZER HAVING AN EXTERNALLY CONFIGURABLE CHARGE PUMP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/1999
|
Application #:
|
08878335
|
Filing Dt:
|
06/18/1997
|
|
Title:
|
EXTENDED RANGE VOLTAGE CONTROLLED OSCILLATOR FOR FREQUENCY SYNTHESIS IN A SATELLITE RECEIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1998
|
Application #:
|
08878354
|
Filing Dt:
|
06/18/1997
|
|
Title:
|
REDUCED POWER TUNER CHIP WITH INTEGRATED VOLTAGE REGULATOR FOR A SATELLITE RECEIVER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
08879100
|
Filing Dt:
|
06/19/1997
|
|
Title:
|
POLYMERIC DIELECTRIC LAYERS HAVING LOW DIELECTRIC CONSTANTS AND IMPROVED ADHESION TO METAL LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/1999
|
Application #:
|
08879659
|
Filing Dt:
|
06/23/1997
|
|
Title:
|
ETCH PROCESS SELECTIVE TO COBALT SILICIDE FOR FORMATION OF INTEGRATED CIRCUIT STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/1999
|
Application #:
|
08880357
|
Filing Dt:
|
06/23/1997
|
|
Title:
|
NON-LINEAR DIGITAL FILTERS FOR INTERLACED VIDEO SIGNALS AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/1999
|
Application #:
|
08882518
|
Filing Dt:
|
06/25/1997
|
|
Title:
|
STATIC RANDOM ACCESS MEMORY WITH IMPROVED WRITE RECOVERY PROCEDURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
08882524
|
Filing Dt:
|
06/25/1997
|
|
Title:
|
CURRENT WAVEFORM ANALYSIS FOR TESTING SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/1999
|
Application #:
|
08882861
|
Filing Dt:
|
06/26/1997
|
|
Title:
|
LATCHING COMPARATOR WITH INPUT OFFSET ADJUSTMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
08883137
|
Filing Dt:
|
06/27/1997
|
|
Title:
|
REGISTER RESERVATION METHOD FOR FAST CONTEXT SWITCHING IN MICROPROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
08884233
|
Filing Dt:
|
06/27/1997
|
|
Title:
|
AUTO-TERMINATION METHOD AND APPARATUS FOR USE WITH EITHER ACTIVE HIGH OR ACTIVE LOW TERMINATORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/1999
|
Application #:
|
08884725
|
Filing Dt:
|
06/30/1997
|
|
Title:
|
VARIATION-COMPENSATED BIAS CURRENT GENERATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/1999
|
Application #:
|
08887391
|
Filing Dt:
|
07/02/1997
|
|
Title:
|
RAID ARRAY CONFIGURATION SYNCHRONIZATION AT POWER ON
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/1999
|
Application #:
|
08887487
|
Filing Dt:
|
07/02/1997
|
|
Title:
|
VCO SUPPLY VOLTAGE REGULATOR FOR PLL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
08887910
|
Filing Dt:
|
07/02/1997
|
|
Title:
|
PROCESS FOR FORMING PHOTORESIST MASK OVER INTEGRATED CIRCUIT STRUCTURES WITH CRITICAL DIMENSION CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/1999
|
Application #:
|
08889839
|
Filing Dt:
|
07/09/1997
|
|
Title:
|
METHOD TO OBTAIN A LOW RESISTIVITY AND CONFORMITY CHEMICAL VAPOR DEPOSITION TITANIUM FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/1999
|
Application #:
|
08890222
|
Filing Dt:
|
07/09/1997
|
|
Title:
|
PROCESS FOR FORMING MOS DEVICE IN INTEGRATED CIRCUIT STRUCTURE USING COBALT SILICIDE CONTACTS AS IMPLANTATION MEDIA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1998
|
Application #:
|
08895659
|
Filing Dt:
|
07/17/1997
|
|
Title:
|
APPARATUS FOR POLISHING A SUBSTRATE AT RADIALLY VARYING POLISH RATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/1999
|
Application #:
|
08895960
|
Filing Dt:
|
07/17/1997
|
|
Title:
|
DUAL PURPOSE RETAINING RING AND POLISHING PAD CONDITIONER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/1998
|
Application #:
|
08896482
|
Filing Dt:
|
07/18/1997
|
|
Title:
|
METHOD FOR PERFORMING RATE CONTROL IN A VIDEO ENCODER WHICH PROVIDES A BIT BUDGET FOR EACH FRAMEWHILE EMPLOYING VIRTUAL BUFFERS AND VIRTUAL BUFFER VERIFIERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/1998
|
Application #:
|
08896483
|
Filing Dt:
|
07/18/1997
|
|
Title:
|
METHOD FOR PERFORMING RATE CONTROL IN A VIDEO ENCODER WHICH PROVIDES A BIT BUDGET FOR EACH FRAME WHILE EMPLOYING VIRTUAL BUFFERS AND VIRTUAL BUFFER VERIFIERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2000
|
Application #:
|
08899111
|
Filing Dt:
|
07/23/1997
|
|
Title:
|
SLURRY FILLING A RECESS FORMED DURING SEMICONDUCTOR FABRICATION
|
|
