skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:032168/0279   Pages: 9
Recorded: 02/07/2014
Conveyance: SECURITY AGREEMENT
Total properties: 29
1
Patent #:
Issue Dt:
12/30/1997
Application #:
08460035
Filing Dt:
06/02/1995
Title:
MINIMUM SIZE INTEGRATED CIRCUIT STATIC MEMORY CELL
2
Patent #:
Issue Dt:
11/11/1997
Application #:
08645630
Filing Dt:
05/14/1996
Title:
FLASH EEPROM WORLDLINE DECODER
3
Patent #:
Issue Dt:
07/07/1998
Application #:
08664639
Filing Dt:
06/17/1996
Title:
FLASH MEMORY READ/WRITE CONTROLLER
4
Patent #:
Issue Dt:
10/13/1998
Application #:
08676066
Filing Dt:
07/05/1996
Title:
FLASH MEMORY WORDLINE DECODER WITH OVERERASE REPAIR
5
Patent #:
Issue Dt:
06/16/1998
Application #:
08745034
Filing Dt:
11/07/1996
Title:
BIT-REFRESHABLE METHOD AND CIRCUIT FOR REFRESHING A NONVOLATILE FLASH MEMORY
6
Patent #:
Issue Dt:
03/31/1998
Application #:
08745170
Filing Dt:
11/07/1996
Title:
CHARGE PUMP CIRCUIT
7
Patent #:
Issue Dt:
05/05/1998
Application #:
08746665
Filing Dt:
11/14/1996
Title:
OR-PLANE MEMORY CELL ARRAY FOR FLASH MEMORY WITH BIT-BASED WRITE CAPABILITY, AND METHODS FOR PROGRAMMING AND ERASING THE MEMORY CELL ARRAY
8
Patent #:
Issue Dt:
06/30/1998
Application #:
08762707
Filing Dt:
12/09/1996
Title:
FLASH MEMORY WITH ROW REDUNDANCY
9
Patent #:
Issue Dt:
09/01/1998
Application #:
08766095
Filing Dt:
12/16/1996
Title:
CHARGE PUMP CIRCUIT WITH SOURCE-SINK CURRENT STEERING
10
Patent #:
Issue Dt:
12/08/1998
Application #:
08819323
Filing Dt:
03/18/1997
Title:
FLASH MEMORY ADDRESS DECODER WITH NOVEL LATCH STRUCTURE
11
Patent #:
Issue Dt:
04/30/2002
Application #:
08823571
Filing Dt:
03/25/1997
Title:
FLASH MEMORY ARRAY HAVING MAXIMUM THRESHOLD VOLTAGE DETECTION FOR ELIMATING OVER ERASURE PROBLEM AND ENCHANCING WRITE OPERATION
12
Patent #:
Issue Dt:
06/13/2000
Application #:
08845272
Filing Dt:
04/24/1997
Title:
MEDIA ACCESS CONTROL RECEIVER AND NETWORK MANAGEMENT SYSTEM
13
Patent #:
Issue Dt:
08/22/2000
Application #:
08845562
Filing Dt:
04/24/1997
Title:
MEDIA ACCESS CONTROL ARCHITECTURES AND NETWORK MANAGEMENT SYSTEMS
14
Patent #:
Issue Dt:
07/04/2000
Application #:
08845563
Filing Dt:
04/24/1997
Title:
MEDIA ACCESS CONTROL TRANSMITTER AND PARALLEL NETWORK MANAGEMENT SYSTEM
15
Patent #:
Issue Dt:
07/06/1999
Application #:
08850489
Filing Dt:
05/02/1997
Title:
FLASH MEMORY WITH NOVEL BITLINE DECODER AND SOURCELINE LATCH
16
Patent #:
Issue Dt:
07/07/1998
Application #:
08872475
Filing Dt:
06/05/1997
Title:
NOVEL FLASH MEMORY ARRAY AND DECODING ARCHITECTURE
17
Patent #:
Issue Dt:
06/29/1999
Application #:
08882558
Filing Dt:
06/25/1997
Title:
FLASH MEMORY WITH HIGH SPEED ERASING STRUCTURE USING THIN OXIDE SEMICONDUCTOR DEVICES
18
Patent #:
Issue Dt:
01/05/1999
Application #:
08884926
Filing Dt:
06/30/1997
Title:
NOVEL FLASH MEMORY ARRAY AND DECODING ARCHITECTURE
19
Patent #:
Issue Dt:
01/05/1999
Application #:
08906198
Filing Dt:
08/05/1997
Title:
METHOD FOR PREVENTING SUB-THRESHOLD LEAKAGE IN FLASH MEMORY CELLS TO ACHIEVE ACCURATE READING, VERIFYING, AND FAST OVER-ERASED VT CORRECTION
20
Patent #:
Issue Dt:
06/22/1999
Application #:
08915344
Filing Dt:
08/22/1997
Title:
FLASH MEMORY WITH HIGH SPEED ERASING STRUCTURE USING THIN OXIDE AND THICK OXIDE SEMICONDUCTOR DEVICES
21
Patent #:
Issue Dt:
11/17/1998
Application #:
08929305
Filing Dt:
09/10/1997
Title:
MINIMUM SIZE INTEGRATED CIRCUIT STATIC MEMORY CELL
22
Patent #:
Issue Dt:
01/09/2001
Application #:
08968551
Filing Dt:
11/12/1997
Title:
MEDIA ACCESS CONTROL MICRO-RISC STREAM PROCESSOR AND METHOD FOR IMPLEMENTING THE SAME
23
Patent #:
Issue Dt:
02/08/2000
Application #:
09232115
Filing Dt:
01/15/1999
Title:
POSITIVE/NEGATIVE HIGH VOLTAGE CHARGE PUMP SYSTEM
24
Patent #:
Issue Dt:
03/12/2002
Application #:
09417930
Filing Dt:
10/13/1999
Title:
PROGRAMMABLE EVENT COUNTER SYSTEM
25
Patent #:
Issue Dt:
10/23/2001
Application #:
09430060
Filing Dt:
10/29/1999
Title:
FLASH MEMORY ARRAY AND DECODING ARCHITECTURE
26
Patent #:
Issue Dt:
05/21/2002
Application #:
09594745
Filing Dt:
06/13/2000
Title:
MEDIA ACCESS CONTROL ARCHITECTURES AND NETWORK MANAGEMENT SYSTEMS
27
Patent #:
Issue Dt:
02/01/2005
Application #:
09930828
Filing Dt:
08/15/2001
Publication #:
Pub Dt:
02/20/2003
Title:
SYSTEMS AND METHODS FOR SELF-CALIBRATION
28
Patent #:
Issue Dt:
04/04/2006
Application #:
11011990
Filing Dt:
12/14/2004
Publication #:
Pub Dt:
05/19/2005
Title:
SYSTEMS AND METHODS FOR SELF-CALIBRATION
29
Patent #:
Issue Dt:
04/24/2007
Application #:
11359187
Filing Dt:
02/22/2006
Publication #:
Pub Dt:
08/31/2006
Title:
SYSTEMS AND METHODS FOR SELF-CALIBRATION
Assignor
1
Exec Dt:
12/20/2013
Assignees
1
2711 CENTERVILLE RD
SUITE 400
WILMINGTON, DELAWARE 19808
2
2711 CENTERVILLE RD
SUITE 400
WILMINGTON, DELAWARE 19808
Correspondence name and address
MEYERTONS, HOOD, KIVLIN, KOWERT & GOETZE
1120 SOUTH CAPITAL OF TEXAS HIGHWAY
BUILDING 2, SUITE 300
AUSTIN, TX 78746

Search Results as of: 05/25/2024 12:11 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT