Total properties:
27
|
|
Patent #:
|
|
Issue Dt:
|
09/23/1997
|
Application #:
|
08513316
|
Filing Dt:
|
08/10/1995
|
Title:
|
TRANSMISSION SYSTEM FOR TRANSMITTING AND DETECTING THE BEGINNING OF THE FRAME OF A FRAME SYNCHRONIZED SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
08607730
|
Filing Dt:
|
02/27/1996
|
Title:
|
REAL-TIME HARDWARE METHOD AND APPARATUS FOR REDUCING QUEUE PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08751045
|
Filing Dt:
|
11/15/1996
|
Title:
|
METHOD AND APPARATUS FOR CONTROLLING DATA TRANSFER RATES USING MARKING THRESHOLD IN ASYNCHRONOUS TRANSFER MODE NETWORKS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2001
|
Application #:
|
08939746
|
Filing Dt:
|
09/29/1997
|
Title:
|
IN-BAND DEVICE CONFIGURATION PROTOCOL FOR ATM TRANSMISSION CONVERGENCE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09182884
|
Filing Dt:
|
10/30/1998
|
Title:
|
METHOD AND APPARATUS FOR GUARANTEEING DATA TRANSFER RATES AND DELAYS IN DATA PACKET NETWORKS USING LOGARITHMIC CALENDAR QUEUES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
09405205
|
Filing Dt:
|
09/24/1999
|
Title:
|
METHOD AND APPARATUS FOR INTERFACING MULTIPLE COMMUNICATION DEVICES TO A TIME DIVISION MULTIPLEXING BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2003
|
Application #:
|
09432976
|
Filing Dt:
|
11/03/1999
|
Title:
|
SINGLE-BIT TIMESTAMPS FOR DATA TRANSFER RATE AND DELAY GUARANTEES IN A PACKET NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
09459439
|
Filing Dt:
|
12/13/1999
|
Title:
|
COMMUNICATIONS SYSTEM WITH SYMMETRICAL INTERFACES AND ASSOCIATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2005
|
Application #:
|
09459831
|
Filing Dt:
|
12/13/1999
|
Title:
|
COMMUNICATIONS SYSTEM AND ASSOCIATED METHODS WITH OUT-OF-BAND CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2004
|
Application #:
|
09460165
|
Filing Dt:
|
12/13/1999
|
Title:
|
COMMUNICATIONS SYSTEM INCLUDING LOWER RATE PARALLEL ELECTRONICS WITH SKEW COMPENSATION AND ASSOCIATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2005
|
Application #:
|
09471806
|
Filing Dt:
|
12/23/1999
|
Title:
|
DIGITAL ADAPTIVE EQUALIZER FOR T1/E1 LONG HAUL TRANSCEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2004
|
Application #:
|
09585476
|
Filing Dt:
|
06/01/2000
|
Title:
|
METHOD FOR RECONSTRUCTING AN AGGREGATE ATM CELL STREAM AND RELATED DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2005
|
Application #:
|
09587149
|
Filing Dt:
|
06/02/2000
|
Title:
|
METHOD AND APPARATUS FOR GUARANTEEING DATA TRANSFER RATES AND DELAYS IN ASYNCHRONOUS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2006
|
Application #:
|
09599250
|
Filing Dt:
|
06/22/2000
|
Title:
|
METHOD AND APPARATUS FOR PROVIDING DIFFERENTIATED QUALITY OF SERVICE GUARANTEES IN SCALABLE PACKET SWITCHES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
09648996
|
Filing Dt:
|
08/28/2000
|
Title:
|
SYSTEM AND METHOD FOR REDUCING JITTER IN A PACKET TRANSPORT SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
09791139
|
Filing Dt:
|
02/22/2001
|
Publication #:
|
|
Pub Dt:
|
11/14/2002
| | | | |
Title:
|
LINK LAYER DEVICE AND METHOD OF TRANSLATING PACKETS BETWEEN TRANSPORT PROTOCOLS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2006
|
Application #:
|
09798454
|
Filing Dt:
|
03/02/2001
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
Title:
|
FUNCTION INTERFACE SYSTEM AND METHOD OF PROCESSING ISSUED FUNCTIONS BETWEEN CO-PROCESSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2005
|
Application #:
|
09798472
|
Filing Dt:
|
03/02/2001
|
Publication #:
|
|
Pub Dt:
|
12/06/2001
| | | | |
Title:
|
VIRTUAL REASSEMBLY SYSTEM AND METHOD OF OPERATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2006
|
Application #:
|
09798479
|
Filing Dt:
|
03/02/2001
|
Publication #:
|
|
Pub Dt:
|
12/06/2001
| | | | |
Title:
|
CHECKSUM ENGINE AND A METHOD OF OPERATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2005
|
Application #:
|
09821893
|
Filing Dt:
|
03/30/2001
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
Title:
|
EXTERNAL DEVICE TRANSMISSION SYSTEM AND A FAST PATTERN PROCESSOR EMPLOYING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2007
|
Application #:
|
09821898
|
Filing Dt:
|
03/30/2001
|
Title:
|
EVENT EDGE SYNCHRONIZATION SYSTEM AND METHOD OF OPERATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
09873524
|
Filing Dt:
|
06/04/2001
|
Publication #:
|
|
Pub Dt:
|
03/28/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR GUARANTEEING DATA TRANSFER RATES AND ENFORCING CONFORMANCE WITH TRAFFIC PROFILES IN A PACKET NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2006
|
Application #:
|
09885777
|
Filing Dt:
|
06/20/2001
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
Title:
|
DETECTION AND CORRECTION CIRCUIT FOR BLIND EQUALIZATION CONVERGENCE ERRORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2004
|
Application #:
|
10037082
|
Filing Dt:
|
12/21/2001
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR REASSEMBLY OF DATA BLOCKS WITHIN A NETWORK PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2004
|
Application #:
|
10037163
|
Filing Dt:
|
12/21/2001
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR BUFFER PARTITIONING WITHOUT LOSS OF DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2007
|
Application #:
|
10037165
|
Filing Dt:
|
12/21/2001
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR SWITCHING BETWEEN ACTIVE AND STANDBY SWITCH FABRICS WITH NO LOSS OF DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2008
|
Application #:
|
10082776
|
Filing Dt:
|
02/25/2002
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
Title:
|
CONTEXT SWITCHING SYSTEM FOR A MULTI-THREAD EXECUTION PIPELINE LOOP AND METHOD OF OPERATION THEREOF
|
|