skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:051285/0318   Pages: 32
Recorded: 12/13/2019
Attorney Dkt #:2515.5042
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
Total properties: 322
Page 1 of 4
Pages: 1 2 3 4
1
Patent #:
Issue Dt:
12/11/2007
Application #:
10825810
Filing Dt:
04/16/2004
Publication #:
Pub Dt:
10/28/2004
Title:
SYSTEM FOR FABRICATING AN INTEGRATED CIRCUIT PACKAGE ON A PRINTED CIRCUIT BOARD
2
Patent #:
Issue Dt:
02/28/2006
Application #:
10846176
Filing Dt:
05/13/2004
Publication #:
Pub Dt:
11/17/2005
Title:
METHOD OF MANUFACTURING DIFFERENT BOND PADS ON THE SAME SUBSTRATE OF AN INTEGRATED CIRCUIT PACKAGE
3
Patent #:
Issue Dt:
06/03/2008
Application #:
10907732
Filing Dt:
04/13/2005
Publication #:
Pub Dt:
10/19/2006
Title:
INTEGRATED CIRCUIT SYSTEM FOR BONDING
4
Patent #:
Issue Dt:
08/12/2008
Application #:
11009436
Filing Dt:
12/09/2004
Publication #:
Pub Dt:
06/15/2006
Title:
METHOD FOR SOLDER BUMPING, AND SOLDER-BUMPING STRUCTURES PRODUCED THEREBY
5
Patent #:
Issue Dt:
07/28/2009
Application #:
11162822
Filing Dt:
09/23/2005
Publication #:
Pub Dt:
03/29/2007
Title:
INTEGRATED CIRCUIT SOLDER BUMPING SYSTEM
6
Patent #:
Issue Dt:
12/04/2007
Application #:
11277973
Filing Dt:
03/30/2006
Publication #:
Pub Dt:
10/11/2007
Title:
CHIP CARRIER AND FABRICATION METHOD
7
Patent #:
Issue Dt:
10/28/2008
Application #:
11306352
Filing Dt:
12/23/2005
Publication #:
Pub Dt:
09/07/2006
Title:
SYSTEM FOR DIFFERENT BOND PADS IN AN INTEGRATED CIRCUIT PACKAGE
8
Patent #:
Issue Dt:
08/19/2008
Application #:
11307363
Filing Dt:
02/02/2006
Publication #:
Pub Dt:
08/02/2007
Title:
WAFERSCALE PACKAGE SYSTEM
9
Patent #:
Issue Dt:
12/14/2010
Application #:
11538806
Filing Dt:
10/04/2006
Publication #:
Pub Dt:
05/24/2007
Title:
INTEGRATED CIRCUIT STACKING SYSTEM WITH INTEGRATED PASSIVE COMPONENTS
10
Patent #:
Issue Dt:
03/11/2014
Application #:
11553949
Filing Dt:
10/27/2006
Publication #:
Pub Dt:
05/24/2007
Title:
INTEGRATED PASSIVE DEVICE SYSTEM
11
Patent #:
Issue Dt:
08/30/2011
Application #:
11556035
Filing Dt:
11/02/2006
Publication #:
Pub Dt:
05/24/2007
Title:
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH BUMP PAD
12
Patent #:
Issue Dt:
05/15/2012
Application #:
11618806
Filing Dt:
12/30/2006
Publication #:
Pub Dt:
07/03/2008
Title:
DUAL MOLDED MULTI-CHIP PACKAGE SYSTEM
13
Patent #:
Issue Dt:
05/25/2010
Application #:
11671900
Filing Dt:
02/06/2007
Publication #:
Pub Dt:
08/09/2007
Title:
SOLDER BUMP CONFINEMENT SYSTEM FOR AN INTEGRATED CIRCUIT PACKAGE
14
Patent #:
Issue Dt:
03/23/2010
Application #:
11689282
Filing Dt:
03/21/2007
Publication #:
Pub Dt:
09/25/2008
Title:
METHOD OF FORMING SOLDER BUMP ON HIGH TOPOGRAPHY PLATED CU
15
Patent #:
Issue Dt:
06/01/2010
Application #:
11689319
Filing Dt:
03/21/2007
Publication #:
Pub Dt:
09/25/2008
Title:
METHOD OF FORMING TOP ELECTRODE FOR CAPACITOR AND INTERCONNECTION IN INTEGRATED PASSIVE DEVICE (IPD)
16
Patent #:
Issue Dt:
09/27/2011
Application #:
11694907
Filing Dt:
03/30/2007
Publication #:
Pub Dt:
10/02/2008
Title:
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH PROTECTED CONDUCTIVE LAYERS FOR PADS AND METHOD OF MANUFACTURING THEREOF
17
Patent #:
Issue Dt:
03/30/2010
Application #:
11734410
Filing Dt:
04/12/2007
Publication #:
Pub Dt:
10/16/2008
Title:
COMPACT COILS FOR HIGH PERFORMANCE FILTERS
18
Patent #:
Issue Dt:
01/31/2012
Application #:
11757869
Filing Dt:
06/04/2007
Publication #:
Pub Dt:
12/04/2008
Title:
SEMICONDUCTOR PACKAGING SYSTEM WITH STACKING AND METHOD OF MANUFACTURE THEREOF
19
Patent #:
Issue Dt:
12/08/2009
Application #:
11760207
Filing Dt:
06/08/2007
Publication #:
Pub Dt:
12/11/2008
Title:
MINIATURIZED WIDE-BAND BALUNS FOR RF APPLICATIONS
20
Patent #:
Issue Dt:
06/30/2009
Application #:
11765930
Filing Dt:
06/20/2007
Publication #:
Pub Dt:
12/25/2008
Title:
METHOD OF MAKING A WAFER LEVEL INTEGRATION PACKAGE
21
Patent #:
Issue Dt:
05/21/2013
Application #:
11768825
Filing Dt:
06/26/2007
Publication #:
Pub Dt:
11/06/2008
Title:
PACKAGE-IN-PACKAGE USING THROUGH-HOLE VIA DIE ON SAW STREETS
22
Patent #:
Issue Dt:
05/25/2010
Application #:
11768844
Filing Dt:
06/26/2007
Publication #:
Pub Dt:
11/06/2008
Title:
PACKAGE-ON-PACKAGE USING THROUGH-HOLE VIA DIE ON SAW STREETS
23
Patent #:
Issue Dt:
07/06/2010
Application #:
11768869
Filing Dt:
06/26/2007
Publication #:
Pub Dt:
11/06/2008
Title:
SAME SIZE DIE STACKED PACKAGE HAVING THROUGH-HOLE VIAS FORMED IN ORGANIC MATERIAL
24
Patent #:
Issue Dt:
01/04/2011
Application #:
11770690
Filing Dt:
06/28/2007
Publication #:
Pub Dt:
01/01/2009
Title:
CIRCUIT SYSTEM WITH CIRCUIT ELEMENT
25
Patent #:
Issue Dt:
05/29/2012
Application #:
11843649
Filing Dt:
08/23/2007
Publication #:
Pub Dt:
12/13/2007
Title:
INTEGRATED CIRCUIT PACKAGE SYSTEM WITH POST-PASSIVATION INTERCONNECTION AND INTEGRATION
26
Patent #:
Issue Dt:
02/23/2010
Application #:
11858749
Filing Dt:
09/20/2007
Publication #:
Pub Dt:
03/26/2009
Title:
SEMICONDUCTOR PACKAGE WITH PASSIVATION ISLAND FOR REDUCING STRESS ON SOLDER BUMPS
27
Patent #:
Issue Dt:
10/18/2011
Application #:
11859416
Filing Dt:
09/21/2007
Publication #:
Pub Dt:
03/26/2009
Title:
SOLDER BUMP WITH INNER CORE PILLAR IN SEMICONDUCTOR PACKAGE
28
Patent #:
Issue Dt:
04/20/2010
Application #:
11860377
Filing Dt:
09/24/2007
Publication #:
Pub Dt:
03/26/2009
Title:
SEMICONDUCTOR PACKAGE AND METHOD OF REDUCING ELECTROMAGNETIC INTERFERENCE BETWEEN DEVICES
29
Patent #:
Issue Dt:
09/08/2009
Application #:
11861233
Filing Dt:
09/25/2007
Publication #:
Pub Dt:
11/06/2008
Title:
SEMICONDUCTOR PACKAGE HAVING THROUGH-HOLE VIA ON SAW STREETS FORMED WITH PARTIAL SAW
30
Patent #:
Issue Dt:
11/09/2010
Application #:
11861244
Filing Dt:
09/25/2007
Publication #:
Pub Dt:
11/06/2008
Title:
SEMICONDUCTOR WAFER HAVING THROUGH-HOLE VIAS ON SAW STREETS WITH BACKSIDE REDISTRIBUTION LAYER
31
Patent #:
Issue Dt:
03/08/2011
Application #:
11861251
Filing Dt:
09/25/2007
Publication #:
Pub Dt:
11/06/2008
Title:
SEMICONDUCTOR DIE WITH THROUGH-HOLE VIA ON SAW STREETS AND THROUGH-HOLE VIA IN ACTIVE AREA OF DIE
32
Patent #:
Issue Dt:
04/28/2009
Application #:
11877613
Filing Dt:
10/23/2007
Publication #:
Pub Dt:
02/21/2008
Title:
CHIP CARRIER AND FABRICATION METHOD
33
Patent #:
Issue Dt:
06/01/2010
Application #:
11934009
Filing Dt:
11/01/2007
Publication #:
Pub Dt:
06/26/2008
Title:
SEMICONDUCTOR DEVICE AND METHOD OF PROTECTING PASSIVATION LAYER IN A SOLDER BUMP PROCESS
34
Patent #:
Issue Dt:
08/10/2010
Application #:
11936461
Filing Dt:
11/07/2007
Publication #:
Pub Dt:
05/07/2009
Title:
METHOD OF FORMING AN INDUCTOR ON A SEMICONDUCTOR WAFER
35
Patent #:
Issue Dt:
09/07/2010
Application #:
11947377
Filing Dt:
11/29/2007
Publication #:
Pub Dt:
06/04/2009
Title:
SEMICONDUCTOR DEVICE AND METHOD OF FORMING THROUGH HOLE VIAS IN DIE EXTENSION REGION AROUND PERIPHERY OF DIE
36
Patent #:
Issue Dt:
04/02/2013
Application #:
11949255
Filing Dt:
12/03/2007
Publication #:
Pub Dt:
06/04/2009
Title:
SEMICONDUCTOR DEVICE AND METHOD OF MAKING INTEGRATED PASSIVE DEVICES
37
Patent #:
Issue Dt:
11/23/2010
Application #:
11951729
Filing Dt:
12/06/2007
Publication #:
Pub Dt:
06/11/2009
Title:
SEMICONDUCTOR WAFER LEVEL INTERCONNECT PACKAGE UTILIZING CONDUCTIVE RING AND PAD FOR SEPARATE VOLTAGE SUPPLIES AND METHOD OF MAKING THE SAME
38
Patent #:
Issue Dt:
10/18/2011
Application #:
11952502
Filing Dt:
12/07/2007
Publication #:
Pub Dt:
06/11/2009
Title:
SEMICONDUCTOR PACKAGE AND METHOD OF FORMING SIMILAR STRUCTURE FOR TOP AND BOTTOM BONDING PADS
39
Patent #:
Issue Dt:
12/14/2010
Application #:
11965160
Filing Dt:
12/27/2007
Publication #:
Pub Dt:
07/02/2009
Title:
SEMICONDUCTOR DEVICE WITH OPTICAL SENSOR AND METHOD OF FORMING INTERCONNECT STRUCTURE ON FRONT AND BACKSIDE OF THE DEVICE
40
Patent #:
Issue Dt:
05/13/2014
Application #:
11965383
Filing Dt:
12/27/2007
Publication #:
Pub Dt:
07/02/2009
Title:
SYSTEM AND APPARATUS FOR WAFER LEVEL INTEGRATION OF COMPONENTS
41
Patent #:
Issue Dt:
10/11/2016
Application #:
12035843
Filing Dt:
02/22/2008
Publication #:
Pub Dt:
08/27/2009
Title:
Semiconductor Interconnect Structure with Stacked Vias Separated by Signal Line and Method Therefor
42
Patent #:
Issue Dt:
12/27/2011
Application #:
12044803
Filing Dt:
03/07/2008
Publication #:
Pub Dt:
09/10/2009
Title:
SEMICONDUCTOR PACKAGE HAVING SEMICONDUCTOR DIE WITH INTERNAL VERTICAL INTERCONNECT STRUCTURE AND METHOD THEREFOR
43
Patent #:
Issue Dt:
07/06/2010
Application #:
12047640
Filing Dt:
03/13/2008
Publication #:
Pub Dt:
09/17/2009
Title:
SEMICONDUCTOR DEVICE WITH INTEGRATED PASSIVE CIRCUIT AND METHOD OF MAKING THE SAME USING SACRIFICIAL SUBSTRATE
44
Patent #:
Issue Dt:
09/18/2012
Application #:
12051253
Filing Dt:
03/19/2008
Publication #:
Pub Dt:
09/24/2009
Title:
SEMICONDUCTOR DEVICE WITH CROSS-TALK ISOLATION USING M-CAP AND METHOD THEREOF
45
Patent #:
Issue Dt:
02/01/2011
Application #:
12055171
Filing Dt:
03/25/2008
Publication #:
Pub Dt:
10/01/2009
Title:
WAFER INTEGRATED WITH PERMANENT CARRIER AND METHOD THEREFOR
46
Patent #:
Issue Dt:
12/06/2011
Application #:
12057199
Filing Dt:
03/27/2008
Publication #:
Pub Dt:
10/01/2009
Title:
THROUGH HOLE VIAS AT SAW STREETS INCLUDING PROTRUSIONS OR RECESSES FOR INTERCONNECTION
47
Patent #:
Issue Dt:
06/21/2011
Application #:
12126548
Filing Dt:
05/23/2008
Publication #:
Pub Dt:
11/26/2009
Title:
WIREBONDLESS WAFER LEVEL PACKAGE WITH PLATED BUMPS AND INTERCONNECTS
48
Patent #:
Issue Dt:
01/04/2011
Application #:
12137242
Filing Dt:
06/11/2008
Publication #:
Pub Dt:
12/17/2009
Title:
METHOD AND APPARATUS FOR WAFER LEVEL INTEGRATION USING TAPERED VIAS
49
Patent #:
Issue Dt:
03/15/2011
Application #:
12167039
Filing Dt:
07/02/2008
Publication #:
Pub Dt:
01/07/2010
Title:
SEMICONDUCTOR DEVICE AND METHOD OF SHUNT TEST MEASUREMENT FOR PASSIVE CIRCUITS
50
Patent #:
Issue Dt:
08/10/2010
Application #:
12167146
Filing Dt:
07/02/2008
Publication #:
Pub Dt:
01/07/2010
Title:
SEMICONDUCTOR DEVICE AND METHOD OF PROVIDING ELECTROSTATIC DISCHARGE PROTECTION FOR INTEGRATED PASSIVE DEVICES
51
Patent #:
Issue Dt:
02/09/2010
Application #:
12172817
Filing Dt:
07/14/2008
Publication #:
Pub Dt:
01/14/2010
Title:
SEMICONDUCTOR DEVICE AND METHOD OF FORMING STEPPED-DOWN RDL AND RECESSED THV IN PERIPHERAL REGION OF THE DEVICE
52
Patent #:
Issue Dt:
11/13/2012
Application #:
12182283
Filing Dt:
07/30/2008
Publication #:
Pub Dt:
02/05/2009
Title:
SEMICONDUCTOR DEVICE AND METHOD OF PROVIDING COMMON VOLTAGE BUS AND WIRE BONDABLE REDISTRIBUTION
53
Patent #:
Issue Dt:
04/26/2016
Application #:
12205727
Filing Dt:
09/05/2008
Publication #:
Pub Dt:
03/11/2010
Title:
Semiconductor Device and Method of Forming Shielding Layer over Integrated Passive Device Using Conductive Channels
54
Patent #:
Issue Dt:
03/06/2012
Application #:
12207324
Filing Dt:
09/09/2008
Publication #:
Pub Dt:
03/26/2009
Title:
SEMICONDUCTOR DEVICE AND METHOD OF FORMING INTERCONNECT STRUCTURE IN NON-ACTIVE AREA OF WAFER
55
Patent #:
Issue Dt:
11/23/2010
Application #:
12325587
Filing Dt:
12/01/2008
Publication #:
Pub Dt:
06/03/2010
Title:
SEMICONDUCTOR DEVICE AND METHOD OF FORMING AN INTERPOSER PACKAGE WITH THROUGH SILICON VIAS
56
Patent #:
Issue Dt:
01/15/2013
Application #:
12329430
Filing Dt:
12/05/2008
Publication #:
Pub Dt:
06/10/2010
Title:
SEMICONDUCTOR DEVICE AND METHOD OF FORMING CONDUCTIVE POSTS EMBEDDED IN PHOTOSENSITIVE ENCAPSULANT
57
Patent #:
Issue Dt:
11/05/2013
Application #:
12331492
Filing Dt:
12/10/2008
Publication #:
Pub Dt:
07/02/2009
Title:
Semiconductor Device Having Balanced Band-Pass Filter Implemented with LC Resonator
58
Patent #:
Issue Dt:
05/03/2011
Application #:
12331698
Filing Dt:
12/10/2008
Publication #:
Pub Dt:
06/10/2010
Title:
SEMICONDUCTOR DEVICE AND METHOD OF EMBEDDING INTEGRATED PASSIVE DEVICES INTO THE PACKAGE ELECTRICALLY INTERCONNECTED USING CONDUCTIVE PILLARS
59
Patent #:
Issue Dt:
06/22/2010
Application #:
12332118
Filing Dt:
12/10/2008
Publication #:
Pub Dt:
06/10/2010
Title:
SEMICONDUCTOR DEVICE AND METHOD OF FORMING AN INTERCONNECT STRUCTURE FOR 3-D DEVICES USING ENCAPSULANT FOR STRUCTURAL SUPPORT
60
Patent #:
Issue Dt:
09/21/2010
Application #:
12332277
Filing Dt:
12/10/2008
Publication #:
Pub Dt:
06/10/2010
Title:
SEMICONDUCTOR DEVICE AND METHOD OF FORMING A SHIELDING LAYER OVER A SEMICONDUCTOR DIE AFTER FORMING A BUILD-UP INTERCONNECT STRUCTURE
61
Patent #:
Issue Dt:
09/13/2011
Application #:
12332325
Filing Dt:
12/10/2008
Publication #:
Pub Dt:
06/10/2010
Title:
SEMICONDUCTOR DEVICE AND METHOD OF FORMING COMPLIANT POLYMER LAYER BETWEEN UBM AND CONFORMAL DIELECTRIC LAYER/RDL FOR STRESS RELIEF
62
Patent #:
Issue Dt:
01/05/2010
Application #:
12333977
Filing Dt:
12/12/2008
Title:
SEMICONDUCTOR DEVICE AND METHOD OF FORMING A VERTICAL INTERCONNECT STRUCTURE FOR 3-D FO-WLCSP
63
Patent #:
Issue Dt:
08/31/2010
Application #:
12334347
Filing Dt:
12/12/2008
Publication #:
Pub Dt:
06/17/2010
Title:
INTEGRATED CIRCUIT PACKAGING SYSTEM HAVING THROUGH SILICON VIAS WITH PARTIAL DEPTH METAL FILL REGIONS AND METHOD OF MANUFACTURE THEREOF
64
Patent #:
Issue Dt:
06/08/2010
Application #:
12393034
Filing Dt:
02/25/2009
Publication #:
Pub Dt:
06/25/2009
Title:
CHIP CARRIER AND FABRICATION METHOD
65
Patent #:
Issue Dt:
10/11/2011
Application #:
12403234
Filing Dt:
03/12/2009
Publication #:
Pub Dt:
09/16/2010
Title:
SEMICONDUCTOR DEVICE AND METHOD OF INTEGRATING BALUN AND RF COUPLER ON A COMMON SUBSTRATE
66
Patent #:
Issue Dt:
09/04/2012
Application #:
12406038
Filing Dt:
03/17/2009
Publication #:
Pub Dt:
09/23/2010
Title:
MAKING A SEMICONDUCTOR DEVICE HAVING CONDUCTIVE THROUGH ORGANIC VIAS
67
Patent #:
Issue Dt:
08/02/2011
Application #:
12410260
Filing Dt:
03/24/2009
Publication #:
Pub Dt:
09/30/2010
Title:
SEMICONDUCTOR DEVICE AND METHOD OF FORMING ENHANCED UBM STRUCTURE FOR IMPROVING SOLDER JOINT RELIABILITY
68
Patent #:
Issue Dt:
04/24/2012
Application #:
12410312
Filing Dt:
03/24/2009
Publication #:
Pub Dt:
09/30/2010
Title:
SEMICONDUCTOR DEVICE AND METHOD OF FORMING NO-FLOW UNDERFILL MATERIAL AROUND VERTICAL INTERCONNECT STRUCTURE
69
Patent #:
Issue Dt:
03/26/2013
Application #:
12411154
Filing Dt:
03/25/2009
Publication #:
Pub Dt:
09/30/2010
Title:
INTEGRATED CIRCUIT PACKAGING SYSTEM WITH PACKAGE UNDERFILL AND METHOD OF MANUFACTURE THEREOF
70
Patent #:
Issue Dt:
02/19/2013
Application #:
12411310
Filing Dt:
03/25/2009
Publication #:
Pub Dt:
09/30/2010
Title:
SEMICONDUCTOR DEVICE AND METHOD OF FORMING A SHIELDING LAYER BETWEEN STACKED SEMICONDUCTOR DIE
71
Patent #:
Issue Dt:
09/10/2013
Application #:
12412279
Filing Dt:
03/26/2009
Publication #:
Pub Dt:
09/30/2010
Title:
Semiconductor Device and Method of Forming a Thin Wafer Without a Carrier
72
Patent #:
Issue Dt:
08/23/2011
Application #:
12412312
Filing Dt:
03/26/2009
Publication #:
Pub Dt:
09/30/2010
Title:
INTEGRATED CIRCUIT PACKAGING SYSTEM WITH Z-INTERCONNECTS HAVING TRACES AND METHOD OF MANUFACTURE THEREOF
73
Patent #:
Issue Dt:
06/07/2011
Application #:
12467908
Filing Dt:
05/18/2009
Publication #:
Pub Dt:
11/18/2010
Title:
SEMICONDUCTOR DEVICE AND METHOD OF FORMING A 3D INDUCTOR FROM PREFABRICATED PILLAR FRAME
74
Patent #:
Issue Dt:
05/31/2011
Application #:
12472170
Filing Dt:
05/26/2009
Publication #:
Pub Dt:
12/02/2010
Title:
SEMICONDUCTOR DEVICE AND METHOD OF FORMING IPD STRUCTURE USING SMOOTH CONDUCTIVE LAYER AND BOTTOM-SIDE CONDUCTIVE LAYER
75
Patent #:
Issue Dt:
02/15/2011
Application #:
12473233
Filing Dt:
05/27/2009
Publication #:
Pub Dt:
12/24/2009
Title:
INTEGRATED CIRCUIT PACKAGING SYSTEM WITH EMBEDDED CIRCUITRY AND POST, AND METHOD OF MANUFACTURE THEREOF
76
Patent #:
Issue Dt:
07/16/2013
Application #:
12484099
Filing Dt:
06/12/2009
Publication #:
Pub Dt:
10/08/2009
Title:
INTEGRATED CIRCUIT SYSTEM HAVING DIFFERENT-SIZE SOLDER BUMPS AND DIFFERENT-SIZE BONDING PADS
77
Patent #:
Issue Dt:
11/30/2010
Application #:
12493108
Filing Dt:
06/26/2009
Publication #:
Pub Dt:
10/22/2009
Title:
WAFER LEVEL INTEGRATION PACKAGE
78
Patent #:
Issue Dt:
08/07/2012
Application #:
12507130
Filing Dt:
07/22/2009
Publication #:
Pub Dt:
01/27/2011
Title:
SEMICONDUCTOR DEVICE AND METHOD OF EMBEDDING THERMALLY CONDUCTIVE LAYER IN INTERCONNECT STRUCTURE FOR HEAT DISSIPATION
79
Patent #:
Issue Dt:
09/13/2011
Application #:
12533160
Filing Dt:
07/31/2009
Publication #:
Pub Dt:
11/26/2009
Title:
SEMICONDUCTOR PACKAGE HAVING THROUGH-HOLE VIAS ON SAW STREETS FORMED WITH PARTIAL SAW
80
Patent #:
Issue Dt:
09/20/2011
Application #:
12533270
Filing Dt:
07/31/2009
Publication #:
Pub Dt:
11/26/2009
Title:
SEMICONDUCTOR PACKAGE HAVING THROUGH-HOLE VIAS ON SAW STREETS FORMED WITH PARTIAL SAW
81
Patent #:
Issue Dt:
09/13/2011
Application #:
12533344
Filing Dt:
07/31/2009
Publication #:
Pub Dt:
11/26/2009
Title:
SEMICONDUCTOR PACKAGE HAVING THROUGH-HOLE VIAS ON SAW STREETS FORMED WITH PARTIAL SAW
82
Patent #:
Issue Dt:
11/19/2013
Application #:
12534029
Filing Dt:
07/31/2009
Publication #:
Pub Dt:
02/03/2011
Title:
INTEGRATED CIRCUIT PACKAGING SYSTEM WITH THROUGH SILICON VIA BASE AND METHOD OF MANUFACTURE THEREOF
83
Patent #:
Issue Dt:
08/23/2011
Application #:
12541334
Filing Dt:
08/14/2009
Publication #:
Pub Dt:
02/17/2011
Title:
SEMICONDUCTOR DEVICE AND METHOD OF MOUNTING SEMICONDUCTOR DIE TO HEAT SPREADER ON TEMPORARY CARRIER AND FORMING POLYMER LAYER AND CONDUCTIVE LAYER OVER THE DIE
84
Patent #:
Issue Dt:
04/26/2016
Application #:
12545390
Filing Dt:
08/21/2009
Publication #:
Pub Dt:
02/24/2011
Title:
Semiconductor Device and Method of Forming Dual-Active Sided Semiconductor Die in Fan-Out Wafer Level Chip Scale Package
85
Patent #:
Issue Dt:
07/19/2016
Application #:
12551270
Filing Dt:
08/31/2009
Publication #:
Pub Dt:
03/03/2011
Title:
Semiconductor Device and Method of Forming Pre-Molded Semiconductor Die Having Bumps Embedded in Encapsulant
86
Patent #:
Issue Dt:
01/22/2013
Application #:
12557382
Filing Dt:
09/10/2009
Publication #:
Pub Dt:
03/10/2011
Title:
SEMICONDUCTOR DEVICE AND METHOD OF FORMING DIRECTIONAL RF COUPLER WITH IPD FOR ADDITIONAL RF SIGNAL PROCESSING
87
Patent #:
Issue Dt:
03/27/2012
Application #:
12565380
Filing Dt:
09/23/2009
Publication #:
Pub Dt:
03/24/2011
Title:
SEMICONDUCTOR DEVICE AND METHOD OF FORMING OPEN CAVITY IN TSV INTERPOSER TO CONTAIN SEMICONDUCTOR DIE IN WLCSMP
88
Patent #:
Issue Dt:
11/11/2014
Application #:
12567033
Filing Dt:
09/25/2009
Publication #:
Pub Dt:
03/31/2011
Title:
Semiconductor Device and Method of Forming Adhesive Material to Secure Semiconductor Die to Carrier in WLCSP
89
Patent #:
Issue Dt:
08/05/2014
Application #:
12572590
Filing Dt:
10/02/2009
Publication #:
Pub Dt:
06/17/2010
Title:
SEMICONDUCTOR DEVICE WITH A VERTICAL INTERCONNECT STRUCTURE FOR 3-D FO-WLCSP
90
Patent #:
Issue Dt:
10/22/2013
Application #:
12579286
Filing Dt:
10/14/2009
Publication #:
Pub Dt:
02/18/2010
Title:
MINIATURIZED WIDE-BAND BALUNS FOR RF APPLICATIONS
91
Patent #:
Issue Dt:
08/12/2014
Application #:
12579299
Filing Dt:
10/14/2009
Publication #:
Pub Dt:
02/11/2010
Title:
MINIATURIZED WIDE-BAND BALUNS FOR RF APPLICATIONS
92
Patent #:
Issue Dt:
07/24/2012
Application #:
12579307
Filing Dt:
10/14/2009
Publication #:
Pub Dt:
02/11/2010
Title:
MINIATURIZED WIDE-BAND BALUNS FOR RF APPLICATIONS
93
Patent #:
Issue Dt:
11/26/2013
Application #:
12580933
Filing Dt:
10/16/2009
Publication #:
Pub Dt:
04/21/2011
Title:
INTEGRATED CIRCUIT PACKAGING SYSTEM WITH PACKAGE-ON-PACKAGE STACKING AND METHOD OF MANUFACTURE THEREOF
94
Patent #:
Issue Dt:
09/02/2014
Application #:
12606351
Filing Dt:
10/27/2009
Publication #:
Pub Dt:
02/25/2010
Title:
MINIATURIZED WIDE-BAND BALUNS FOR RF APPLICATIONS
95
Patent #:
Issue Dt:
12/23/2014
Application #:
12612938
Filing Dt:
11/05/2009
Publication #:
Pub Dt:
05/27/2010
Title:
Semiconductor Device and Method of Forming WLCSP Using Wafer Sections Containing Multiple Die
96
Patent #:
Issue Dt:
04/12/2011
Application #:
12615428
Filing Dt:
11/10/2009
Publication #:
Pub Dt:
03/04/2010
Title:
SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE DEVICE USING SACRIFICIAL CARRIER
97
Patent #:
Issue Dt:
04/17/2012
Application #:
12621738
Filing Dt:
11/19/2009
Publication #:
Pub Dt:
05/19/2011
Title:
SEMICONDUCTOR DEVICE AND METHOD OF FORMING IPD ON MOLDED SUBSTRATE
98
Patent #:
Issue Dt:
10/11/2011
Application #:
12625975
Filing Dt:
11/25/2009
Publication #:
Pub Dt:
05/26/2011
Title:
SEMICONDUCTOR DEVICE AND METHOD OF FORMING COMPLIANT STRESS RELIEF BUFFER AROUND LARGE ARRAY WLCSP
99
Patent #:
Issue Dt:
11/05/2013
Application #:
12628631
Filing Dt:
12/01/2009
Publication #:
Pub Dt:
11/29/2012
Title:
SEMICONDUCTOR DEVICE AND METHOD OF FORMING BUMP STRUCTURE WITH MULTI-LAYER UBM AROUND BUMP FORMATION AREA
100
Patent #:
Issue Dt:
12/20/2011
Application #:
12641958
Filing Dt:
12/18/2009
Publication #:
Pub Dt:
04/22/2010
Title:
SEMICONDUCTOR DEVICE AND METHOD OF FORMING STEPPED-DOWN RDL AND RECESSED THV IN PERIPHERAL REGION OF THE DEVICE
Assignor
1
Exec Dt:
05/03/2019
Assignees
1
46429 LANDING PARKWAY
FREMONT, CALIFORNIA 94538
2
5 YISHUN STREET 23
SINGAPORE, SINGAPORE 768442
Correspondence name and address
PATENT LAW GROUP: ATKINS AND ASSOCIATES
123 W CHANDLER HEIGHTS ROAD #12535
CHANDLER, AZ 85248

Search Results as of: 05/24/2024 05:30 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT