skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:007170/0347   Pages: 9
Recorded: 10/17/1994
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 20
1
Patent #:
Issue Dt:
08/23/1994
Application #:
07763964
Filing Dt:
09/23/1991
Title:
STRUCTURES FOR ELECTROSTATIC DISCHARGE PROTECTION OF ELECTRICAL AND OTHER COMPONENTS
2
Patent #:
Issue Dt:
09/01/1992
Application #:
07765435
Filing Dt:
09/25/1991
Title:
METHOD AND APPARATUS FOR PERTURBATION CANCELLATION OF A PHASE LOCKED OSCILLATOR
3
Patent #:
Issue Dt:
05/02/1995
Application #:
07870004
Filing Dt:
04/14/1992
Title:
TWO-STAGE PROGRAMMABLE INTERCONNECT ARCHITECTURE
4
Patent #:
Issue Dt:
08/24/1993
Application #:
07900241
Filing Dt:
06/17/1992
Title:
HIGH VOLTAGE RANDOM-ACCESS MEMORY CELL INCORPORATING LEVEL SHIFTER
5
Patent #:
Issue Dt:
11/23/1993
Application #:
07901603
Filing Dt:
06/19/1992
Title:
LOW CURRENT, FAST, CMOS STATIC PULLUP CIRCUIT FOR STATIC RANDOM-ACCESS MEMORIES
6
Patent #:
Issue Dt:
10/26/1993
Application #:
07913692
Filing Dt:
07/14/1992
Title:
MEMORY CELL WITH KNOWN STATE ON POWER-UP
7
Patent #:
Issue Dt:
06/07/1994
Application #:
07922337
Filing Dt:
07/30/1992
Title:
REPROGRAMMABLE INTERCONNECT ARCHITECTURE USING FEWER STORAGE CELLS THAN SWITCHES
8
Patent #:
Issue Dt:
05/17/1994
Application #:
07947106
Filing Dt:
09/18/1992
Title:
CIRCUIT BOARD FOR HIGH PIN COUNT SURFACE MOUNT PIN GRID ARRAYS
9
Patent #:
Issue Dt:
07/11/1995
Application #:
07958872
Filing Dt:
10/08/1992
Title:
MULTICHIP MODULE INTEGRATED CIRCUIT DEVICE HAVING MAXIMUM INPUT/OUTPUT CAPABILITY
10
Patent #:
Issue Dt:
04/05/1994
Application #:
08002776
Filing Dt:
01/08/1993
Title:
STATIC RANDOM ACCESS MEMORY CELL WITH SINGLE LOGIC-HIGH VOLTAGE LEVEL BIT-LINE AND ADDRESS-LINE DRIVERS
11
Patent #:
Issue Dt:
01/24/1995
Application #:
08032723
Filing Dt:
03/16/1993
Title:
PRINTED CIRCUIT STRUCTURE INCLUDING POWER, DECOUPLING AND SIGNAL TERMINATION
12
Patent #:
Issue Dt:
06/14/1994
Application #:
08037520
Filing Dt:
03/24/1993
Title:
PROGRAMMABLE INTERCONNECT ARCHITECTURE WITHOUT ACTIVE DEVICES
13
Patent #:
Issue Dt:
04/11/1995
Application #:
08051449
Filing Dt:
04/19/1993
Title:
PROGRAMMABLE INTERCONNECT ARCHITECTURE USING FEWER STORAGE CELLS THAN SWITCHES
14
Patent #:
Issue Dt:
01/24/1995
Application #:
08053505
Filing Dt:
04/27/1993
Title:
INTEGRATED CIRCUIT PACKAGE WITH DIRECT ACCESS TO INTERNAL SIGNALS
15
Patent #:
Issue Dt:
05/09/1995
Application #:
08053610
Filing Dt:
04/27/1993
Title:
INTEGRATED SOCKET AND IC PACKAGE ASSEMBLY
16
Patent #:
Issue Dt:
05/10/1994
Application #:
08066601
Filing Dt:
05/24/1993
Title:
INTERCONNECTON NETWORK
17
Patent #:
Issue Dt:
05/24/1994
Application #:
08077299
Filing Dt:
06/15/1993
Title:
HIGH-VOLTAGE FIVE-TRANSISTOR STATIC RANDOM ACCESS MEMORY CELL
18
Patent #:
Issue Dt:
11/22/1994
Application #:
08110682
Filing Dt:
08/23/1993
Title:
HIGH VOLTAGE RANDOM-ACCESS MEMORY CELL INCORPORATING LEVEL SHIFTER
19
Patent #:
Issue Dt:
03/21/1995
Application #:
08162585
Filing Dt:
12/06/1993
Title:
MEMORY CELL WITH USER-SELECTABLE LOGIC STATE ON POWER-UP
20
Patent #:
Issue Dt:
03/28/1995
Application #:
08190795
Filing Dt:
02/02/1994
Title:
CIRCUIT BOARD FOR HIGH PIN COUNT SURFACE MOUNT PIN GRID ARRAYS
Assignor
1
Exec Dt:
09/15/1994
Assignee
1
6111 N. RIVER ROAD
LEGAL DEPARTMENT
ROSEMONT, ILLINOIS 60018
Correspondence name and address
KATHRYN CHAPMAN
LEGAL DEPARTMENT
COMDISCO, INC.
6111 N. RIVER ROAD
ROSEMONT, IL 60018

Search Results as of: 05/26/2024 01:18 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT