Total properties:
419
Page
3
of
5
Pages:
1 2 3 4 5
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09182843
|
Filing Dt:
|
10/29/1998
|
|
Title:
|
READ CIRCUIT FOR NON-VOLATILE MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2000
|
Application #:
|
09185906
|
Filing Dt:
|
11/03/1998
|
|
Title:
|
METHOD FOR MULTILEVEL PROGRAMMING OF A NONVOLATILE MEMORY, AND A MULTILEVEL NONVOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
09186497
|
Filing Dt:
|
11/04/1998
|
|
Title:
|
METHOD AND CIRCUIT FOR GENERATING AN ATD SIGNAL TO REGULATE THE ACCESS TO A NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
09196204
|
Filing Dt:
|
11/20/1998
|
|
Title:
|
VOLTAGE REGULATOR FOR SINGLE FEED VOLTAGE MEMORY CIRCUITS, AND FLASH TYPE MEMORY IN PARTICULAR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09202656
|
Filing Dt:
|
06/07/1999
|
|
Title:
|
MULTI-LEVEL MEMORY CIRCUIT WITH REGULATED WRITING VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
09202657
|
Filing Dt:
|
05/05/1999
|
|
Title:
|
MULTI-LEVEL MEMORY CIRCUIT WITH REGULATED READING VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09212896
|
Filing Dt:
|
12/16/1998
|
|
Title:
|
SELF-TEST AND CORRECTION OF LOSS OF CHARGE ERRORS IN A FLASH MEMORY, ERASABLE AND PROGRAMMABLE BY SECTORS THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2000
|
Application #:
|
09222022
|
Filing Dt:
|
12/29/1998
|
|
Title:
|
ROW DECODER CIRCUIT FOR AN ELECTRONIC MEMORY DEVICE, PARTICULARLY FOR LOW VOLTAGE APPLICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09222070
|
Filing Dt:
|
12/29/1998
|
|
Title:
|
METHOD AND A RELATED CIRCUIT FOR ADJUSTING THE DURATION OF A SYNCHRONIZATION SIGNAL ATD FOR TIMING THE ACCESS TO A NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09223621
|
Filing Dt:
|
12/30/1998
|
|
Title:
|
ESD PROTECTION NETWORK FOR CIRCUIT STRUCTURES FORMED IN A SEMICONDUCTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
09224330
|
Filing Dt:
|
12/31/1998
|
|
Title:
|
HIGH VOLTAGE DRIVER CIRCUIT FOR A DECODING CIRCUIT IN MULTILEVEL NON-VOLATILE MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09234016
|
Filing Dt:
|
01/19/1999
|
|
Title:
|
DRIVING CIRCUIT WITH THREE OUTPUT LEVELS, ONE OUTPUT LEVEL BEING A BOOSTED LEVEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09234942
|
Filing Dt:
|
01/21/1999
|
|
Title:
|
METHOD FOR CONTROLLED ERASING MEMORY DEVICES, IN PARTICULAR ANALOG AND MULTI-LEVEL FLASH-EEPROM DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09239908
|
Filing Dt:
|
01/29/1999
|
|
Title:
|
HIGH-VOLTAGE PUMP ARCHITECTURE FOR INTEGRATED ELECTRONIC DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
09246029
|
Filing Dt:
|
02/05/1999
|
|
Title:
|
TEMPERATURE-STABLE CURRENT GENERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09262500
|
Filing Dt:
|
03/04/1999
|
|
Title:
|
ELECTRONIC COUNTER FOR A NON-VOLATILE MEMORY DEVICE INTEGRATED ON A SEMICONDUCTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/29/2000
|
Application #:
|
09275255
|
Filing Dt:
|
03/24/1999
|
|
Title:
|
SWITCHING CIRCUIT HAVING AN OUTPUT VOLTAGE VARYING BETWEEN A REFERENCE VOLTAGE AND A NEGATIVE VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
09275691
|
Filing Dt:
|
03/24/1999
|
|
Title:
|
SWITCHING CIRCUIT WITH AN OUTPUT VOLTAGE CHANGING AMONG FOUR POSSIBLE VALUES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09275694
|
Filing Dt:
|
03/24/1999
|
|
Title:
|
SWITCHING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
09276214
|
Filing Dt:
|
03/25/1999
|
|
Title:
|
METHOD FOR READING A MULTIPLE-LEVEL MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09295263
|
Filing Dt:
|
04/20/1999
|
|
Title:
|
CIRCUIT FOR PROVIDING A READING PHASE AFTER POWER-ON-RESET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
09320315
|
Filing Dt:
|
05/26/1999
|
|
Title:
|
HIGH STORAGE CAPACITY NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09321961
|
Filing Dt:
|
05/28/1999
|
|
Title:
|
MONOLITHICALLY INTEGRATED SELECTOR FOR ELECTRICALLY PROGRAMMABLE MEMORY CELL DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09322644
|
Filing Dt:
|
05/28/1999
|
|
Title:
|
CIRCUIT DEVICE AND CORRESPONDING METHOD FOR PROGRAMMING A NONVOLATILE MEMORY CELL HAVING A SINGLE VOLTAGE SUPPLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09330540
|
Filing Dt:
|
06/11/1999
|
|
Title:
|
PROCESS FOR MANUFACTURING SELECTION TRANSISTORS FOR NONVOLATILE SERIAL-FLASH, EPROM, EEPROM AND FLASH-EEPROM MEMORIES IN STANDARD OR AMG CONFIGURATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09336089
|
Filing Dt:
|
06/18/1999
|
|
Title:
|
PROCESS FOR FABRICATING A SEMICONDUCTOR NON-VOLATILE MEMORY DEVICE WITH SHALLOW TRENCH ISOLATION (STI)
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09337051
|
Filing Dt:
|
06/21/1999
|
|
Title:
|
PROCESS FOR MANUFACTURING OF A NON VOLATILE MEMORY WITH REDUCED RESISTANCE OF THE COMMON SOURCE LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09343207
|
Filing Dt:
|
06/29/1999
|
|
Title:
|
METHOD OF MEASURING THE THICKNESS OF A LAYER OF SILICON DAMAGED BY PLASMA ETCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2001
|
Application #:
|
09344425
|
Filing Dt:
|
06/25/1999
|
|
Title:
|
METHOD FOR FAST PROGRAMMING FLOATING GATE MEMORIES BY TUNNEL EFFECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2001
|
Application #:
|
09344426
|
Filing Dt:
|
06/25/1999
|
|
Title:
|
PROCESS FOR THE MANUFACTURE OF INTEGRATED DEVICES WITH GATE OXIDE PROTECTION FROM MANUFACTURING PROCESS DAMAGE, AND PROTECTION STRUCTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09349702
|
Filing Dt:
|
07/08/1999
|
|
Publication #:
|
|
Pub Dt:
|
01/17/2002
| | | | |
|
Title:
|
NON-VOLATILE MEMORY CAPABLE OF AUTONOMOUSLY EXECUTING A PROGRAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
09353756
|
Filing Dt:
|
07/14/1999
|
|
Title:
|
CIRCUIT AND METHOD FOR READING A NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09391920
|
Filing Dt:
|
09/09/1999
|
|
Title:
|
MOUNTING SYSTEM FOR TWO-DIMENSIONAL SCANNER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2001
|
Application #:
|
09397387
|
Filing Dt:
|
09/15/1999
|
|
Title:
|
METHOD FOR MAINTAINING THE MEMORY CONTENT OF NON-VOLATILE MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09419403
|
Filing Dt:
|
10/14/1999
|
|
Title:
|
SIMPLIFIED PROCESS FOR DEFINING THE TUNNEL AREA IN NON-ALIGNED, NON-VOLATILE SEMICONDUCTOR MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
09425446
|
Filing Dt:
|
10/22/1999
|
|
Title:
|
DEVICE FOR READING ANALOG NONVOLATILE MEMORY CELLS, IN PARTICULAR FLASH CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
09428683
|
Filing Dt:
|
10/27/1999
|
|
Title:
|
NONVOLATILE MEMORY TEST STRUCTURE AND NONVOLATILE MEMORY RELIABILITY TEST METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09438232
|
Filing Dt:
|
11/12/1999
|
|
Title:
|
DEVICE AND METHOD FOR PROGRAMMING NONVOLATILE MEMORY CELLS WITH AUTOMATIC GENERATION OF PROGRAMMING VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
09438823
|
Filing Dt:
|
11/12/1999
|
|
Title:
|
CIRCUIT FOR HIGH-PRECISION ANALOG READING OF NONVOLATILE MEMORY CELLS, IN PARTICULAR ANALOG OR MULTILEVEL FLASH OR EEPROM MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09447531
|
Filing Dt:
|
11/23/1999
|
|
Title:
|
CIRCUIT FOR PARALLEL PROGRAMMING NONVOLATILE MEMORY CELLS, WITH ADJUSTABLE PROGRAMMING SPEED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09449168
|
Filing Dt:
|
11/24/1999
|
|
Title:
|
METHOD FOR HIGH PRECISION PROGRAMMING NONVOLATILE MEMORY CELLS, WITH OPTIMIZED PROGRAMMING SPEED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
09457500
|
Filing Dt:
|
12/08/1999
|
|
Title:
|
ADDRESS LATCH ENABLE SIGNAL CONTROL CIRCUIT FOR ELECTRONIC MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09459754
|
Filing Dt:
|
12/10/1999
|
|
Title:
|
METHOD FOR FORMING NON VOLATILE MEMORY STRUCTURES ON A SEMICONDUCTOR SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09467726
|
Filing Dt:
|
12/20/1999
|
|
Title:
|
VOLTAGE REGULATOR FOR DRIVING PLURAL LOADS BASED ON THE NUMBER OF LOADS BEING DRIVEN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09472496
|
Filing Dt:
|
12/27/1999
|
|
Title:
|
PULSE GENERATOR CIRCUIT, PARTICULARLY FOR NON-VOLATILE MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2003
|
Application #:
|
09473367
|
Filing Dt:
|
12/28/1999
|
|
Title:
|
SELECTIVE SALICIDATION PROCESS FOR ELECTRONIC DEVICES INTEGRATED IN A SEMICONDUCTOR SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09474932
|
Filing Dt:
|
12/29/1999
|
|
Title:
|
METHOD FOR READING A MEMORY, PARTICULARLY A NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2001
|
Application #:
|
09491475
|
Filing Dt:
|
01/19/2000
|
|
Title:
|
Capacitive compensation circuit for the regulation of the word line reading voltage in non-volatile memories
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09499799
|
Filing Dt:
|
02/08/2000
|
|
Title:
|
Priority determining circuit for non-volatile memory
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09501131
|
Filing Dt:
|
02/09/2000
|
|
Title:
|
Nonvolatile multilevel memory and reading method therefor
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09502070
|
Filing Dt:
|
02/10/2000
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH IMPROVED INTERCONNECTIONS BETWEEN THE CHIP AND THE TERMINALS, AND PROCESS FOR ITS MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09513286
|
Filing Dt:
|
02/24/2000
|
|
Title:
|
METHOD FOR CORRECTION OF ERRORS IN A BINARY WORD STORED IN MULTILEVEL MEMORY CELLS, NOT REQUIRING ADDITIONAL CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2001
|
Application #:
|
09546957
|
Filing Dt:
|
04/11/2000
|
|
Title:
|
Reading ciruit for nonvolatile memory cells without limitation of the supply voltage
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09546975
|
Filing Dt:
|
04/11/2000
|
|
Title:
|
Circuit and method for automatically regulating the equalization duration when reading a nonvolatile memory
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09569232
|
Filing Dt:
|
05/11/2000
|
|
Title:
|
Method for the in-writing verification of the threshold value in non-volatile memories
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2001
|
Application #:
|
09572127
|
Filing Dt:
|
05/17/2000
|
|
Title:
|
Synchronous multilevel non-volatile memory and related reading method
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09586399
|
Filing Dt:
|
06/02/2000
|
|
Title:
|
Biasing stage for biasing the drain terminal of a nonvolatile memory cell during the read phase
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2002
|
Application #:
|
09589723
|
Filing Dt:
|
06/08/2000
|
|
Title:
|
Reading method for non-volatile memories with sensing ratio variable with the reading voltage, and device to realize said method
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09595680
|
Filing Dt:
|
06/16/2000
|
|
Title:
|
High-voltage bidirectional switch made using high-voltage MOS transistors
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09602680
|
Filing Dt:
|
06/26/2000
|
|
Title:
|
NONVOLATILE MEMORY DEVICE WITH HIERARCHICAL SECTOR DECODING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2001
|
Application #:
|
09603275
|
Filing Dt:
|
06/26/2000
|
|
Title:
|
Circuit for reading a semiconductor memory
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09608239
|
Filing Dt:
|
06/30/2000
|
|
Title:
|
METHOD AND APPARATUS FOR GENERATING FROM A SINGLE SUPPLY LINE VOLTAGES INTERNAL TO A FLASH MEMORY WITH REDUCED SETTLING TIMES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09608847
|
Filing Dt:
|
06/29/2000
|
|
Title:
|
METHOD AND A DEVICE FOR MEASURING AN ANALOG VOLTAGE IN A NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09619589
|
Filing Dt:
|
07/19/2000
|
|
Title:
|
NON-VOLATILE MEMORY WITH FUNCTIONAL CAPABILITY OF BURST MODE READ AND PAGE MODE READ DURING SUSPENSION OF AN OPERATION OF ELECTRICAL ALTERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09620765
|
Filing Dt:
|
07/21/2000
|
|
Title:
|
Non-volatile memory device with low power consumption and relative writing, reading and erasing methods
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09621019
|
Filing Dt:
|
07/21/2000
|
|
Title:
|
Read circuit for a nonvolatile memory
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09629229
|
Filing Dt:
|
07/31/2000
|
|
Title:
|
ENABLING CIRCUIT FOR OUTPUT DEVICES IN ELECTRONIC MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2002
|
Application #:
|
09630933
|
Filing Dt:
|
08/02/2000
|
|
Title:
|
Flow process for producing non-volatile memories with differentiated removal of the sacrificial oxide
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09636363
|
Filing Dt:
|
08/11/2000
|
|
Title:
|
Data output buffer with precharge
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09670248
|
Filing Dt:
|
09/26/2000
|
|
Title:
|
NONVOLATILE MEMORY AND HIGH SPEED MEMORY TEST METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09674395
|
Filing Dt:
|
10/30/2000
|
|
Title:
|
Monolithically integrated selector for electrically programmable memory cell devices
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09686362
|
Filing Dt:
|
10/10/2000
|
|
Title:
|
Serial-flash, eprom, eeprom and flash eeprom nonvolatile memory in AMG configuration
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09699043
|
Filing Dt:
|
10/27/2000
|
|
Title:
|
READING METHOD AND CIRCUIT FOR A NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2002
|
Application #:
|
09699304
|
Filing Dt:
|
10/27/2000
|
|
Title:
|
READING CIRCUIT FOR A NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09710067
|
Filing Dt:
|
11/09/2000
|
|
Title:
|
ARCHITECTURE FOR HANDLING INTERNAL VOLTAGES IN A NON-VOLATILE MEMORY, PARTICULARLY IN A SINGLE-VOLTAGE SUPPLY TYPE OF DUAL-WORK FLASH MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09714837
|
Filing Dt:
|
11/15/2000
|
|
Title:
|
VOLTAGE GENERATOR SWITCHING BETWEEN ALTERNATING, FIRST AND SECOND VOLTAGE VALUES, IN PARTICULAR FOR PROGRAMMING MULTILEVEL CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
09714852
|
Filing Dt:
|
11/15/2000
|
|
Title:
|
PROGRAMMABLE VOLTAGE GENERATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2002
|
Application #:
|
09716747
|
Filing Dt:
|
11/20/2000
|
|
Title:
|
Decoder for memories having optimized configuration
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09716759
|
Filing Dt:
|
11/20/2000
|
|
Title:
|
SYNCHRONOUS OUTPUT BUFFER, PARTICULARLY FOR NON-VOLATILE MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09735277
|
Filing Dt:
|
12/11/2000
|
|
Title:
|
CHARGE PUMP WITH EFFICIENT SWITCHING TECHNIQUES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2002
|
Application #:
|
09738253
|
Filing Dt:
|
12/14/2000
|
|
Publication #:
|
|
Pub Dt:
|
12/27/2001
| | | | |
|
Title:
|
SOFT PROGRAMMING METHOD FOR NON-VOLATILE MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09738889
|
Filing Dt:
|
12/15/2000
|
|
Publication #:
|
|
Pub Dt:
|
09/20/2001
| | | | |
|
Title:
|
CIRCUIT AND METHOD FOR TIMING MULTI-LEVEL NON-VOLATILE MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09738890
|
Filing Dt:
|
12/15/2000
|
|
Publication #:
|
|
Pub Dt:
|
09/20/2001
| | | | |
|
Title:
|
CMOS TECHNOLOGY VOLTAGE BOOSTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2004
|
Application #:
|
09740407
|
Filing Dt:
|
12/19/2000
|
|
Publication #:
|
|
Pub Dt:
|
10/18/2001
| | | | |
|
Title:
|
NON-VOLATILE HIGH-PERFORMANCE MEMORY DEVICE AND RELATIVE MANUFACTURING PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09745286
|
Filing Dt:
|
12/21/2000
|
|
Publication #:
|
|
Pub Dt:
|
09/27/2001
| | | | |
|
Title:
|
ROW SELECTION CIRCUIT FOR FAST MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09747312
|
Filing Dt:
|
12/22/2000
|
|
Publication #:
|
|
Pub Dt:
|
08/30/2001
| | | | |
|
Title:
|
LOW CONSUMPTION VOLTAGE BOOST DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09773272
|
Filing Dt:
|
01/31/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/04/2001
| | | | |
|
Title:
|
REDUNDANCY ARCHITECTURE FOR AN INTERLEAVED MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09773300
|
Filing Dt:
|
01/31/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2001
| | | | |
|
Title:
|
INTERLEAVED MEMORY DEVICE FOR BURST TYPE ACCESS IN SYNCHRONOUS READ MODE WITH THE TWO SEMI-ARRAYS INDEPENDENTLY READABLE IN RANDOM ACCESS ASYNCHRONOUS MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09774539
|
Filing Dt:
|
01/31/2001
|
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
|
Title:
|
INTERLEAVED MEMORY DEVICE FOR SEQUENTIAL ACCESS SYNCHRONOUS READING WITH SIMPLIFIED ADDRESS COUNTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09774878
|
Filing Dt:
|
01/31/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/01/2001
| | | | |
|
Title:
|
Accelerated carry generation
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09778330
|
Filing Dt:
|
02/06/2001
|
|
Publication #:
|
|
Pub Dt:
|
09/13/2001
| | | | |
|
Title:
|
VOLTAGE BOOSTING DEVICE, IN PARTICULAR FOR SPEEDING POWER-UP OF MULTILEVEL NONVOLATILE MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09785042
|
Filing Dt:
|
02/13/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/30/2001
| | | | |
|
Title:
|
CHARGE PUMP BOOSTER DEVICE WITH TRANSFER AND RECOVERY OF THE CHARGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09785079
|
Filing Dt:
|
02/14/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
|
Title:
|
NON-VOLATILE MEMORY DEVICE WITH CONFIGURABLE ROW REDUNDANCY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09785083
|
Filing Dt:
|
02/13/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/02/2002
| | | | |
|
Title:
|
VOLTAGE BOOSTER WITH A LOW OUTPUT RESISTANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2002
|
Application #:
|
09788623
|
Filing Dt:
|
02/13/2001
|
|
Publication #:
|
|
Pub Dt:
|
09/20/2001
| | | | |
|
Title:
|
HIGH-EFFICIENCY BIDIRECTIONAL VOLTAGE BOOSTING DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09797171
|
Filing Dt:
|
02/27/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/11/2001
| | | | |
|
Title:
|
COLUMN DECODER CIRCUIT FOR PAGE READING OF A SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2003
|
Application #:
|
09804693
|
Filing Dt:
|
03/09/2001
|
|
Title:
|
PROCESS FOR THE FABRICATION OF INTEGRATED DEVICES WITH REDUCTION OF DAMAGE FROM PLASMA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
09817804
|
Filing Dt:
|
03/26/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/01/2001
| | | | |
|
Title:
|
LOGIC PARTITIONING OF A NONVOLATILE MEMORY ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2007
|
Application #:
|
09823926
|
Filing Dt:
|
03/30/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/14/2002
| | | | |
|
Title:
|
METHOD AND A DEVICE FOR TESTING ELECTRONIC MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2004
|
Application #:
|
09827369
|
Filing Dt:
|
04/05/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/11/2001
| | | | |
|
Title:
|
SYNCHRONIZATION CIRCUIT FOR READ PATHS OF AN ELETRONIC MEMORY
|
|
