Total properties:
419
Page
5
of
5
Pages:
1 2 3 4 5
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
11194739
|
Filing Dt:
|
08/01/2005
|
Publication #:
|
|
Pub Dt:
|
02/02/2006
| | | | |
Title:
|
SENSING CIRCUIT FOR A SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2007
|
Application #:
|
11195359
|
Filing Dt:
|
08/02/2005
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
NONVOLATILE PHASE CHANGE MEMORY DEVICE AND BIASING METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
11202632
|
Filing Dt:
|
08/11/2005
|
Publication #:
|
|
Pub Dt:
|
03/09/2006
| | | | |
Title:
|
ROW DECODER FOR NAND MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11233464
|
Filing Dt:
|
09/22/2005
|
Publication #:
|
|
Pub Dt:
|
03/23/2006
| | | | |
Title:
|
MEMORY DEVICE WITH UNIPOLAR AND BIPOLAR SELECTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
11241729
|
Filing Dt:
|
09/30/2005
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
MEMORY DEVICE AND METHOD FOR OPERATING THE SAME WITH HIGH REJECTION OF THE NOISE ON THE HIGH-VOLTAGE SUPPLY LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
11249763
|
Filing Dt:
|
10/13/2005
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
11250176
|
Filing Dt:
|
10/13/2005
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
11279378
|
Filing Dt:
|
04/11/2006
|
Publication #:
|
|
Pub Dt:
|
10/12/2006
| | | | |
Title:
|
NON-VOLATILE MEMORY ELECTRONIC DEVICE WITH NAND STRUCTURE BEING MONOLITHICALLY INTEGRATED ON SEMICONDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11312253
|
Filing Dt:
|
12/19/2005
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
PHASE CHANGE MEMORY CELL WITH JUNCTION SELECTOR AND MANUFACTURING METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2009
|
Application #:
|
11318053
|
Filing Dt:
|
12/23/2005
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
EXPLOITING A STATISTICAL DISTRIBUTION OF THE VALUES OF AN ELECTRICAL CHARACTERISTIC IN A POPULATION OF AUXILIARY MEMORY CELLS FOR OBTAINING REFERENCE CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
11367707
|
Filing Dt:
|
03/02/2006
|
Publication #:
|
|
Pub Dt:
|
09/21/2006
| | | | |
Title:
|
MEMORY DEVICE WITH TIME-SHIFTING BASED EMULATION OF REFERENCE CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11368363
|
Filing Dt:
|
03/03/2006
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
MEMORY DEVICE WITH A RAMP-LIKE VOLTAGE BIASING STRUCTURE AND REDUCED NUMBER OF REFERENCE CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11398858
|
Filing Dt:
|
04/06/2006
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
Title:
|
PHASE CHANGE MEMORY CELL WITH TUBULAR HEATER AND MANUFACTURING METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
11432301
|
Filing Dt:
|
05/10/2006
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
Title:
|
FLASH MEMORY DEVICE WITH IMPROVED MANAGEMENT OF PROTECTION INFORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2008
|
Application #:
|
11445491
|
Filing Dt:
|
05/31/2006
|
Publication #:
|
|
Pub Dt:
|
12/21/2006
| | | | |
Title:
|
FLASH MEMORY DEVICE WITH NAND ARCHITECTURE WITH REDUCED CAPACITIVE COUPLING EFFECT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11459831
|
Filing Dt:
|
07/25/2006
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH A PAGE BUFFER HAVING AN IMPROVED LAYOUT ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
11495886
|
Filing Dt:
|
07/28/2006
|
Publication #:
|
|
Pub Dt:
|
02/08/2007
| | | | |
Title:
|
NAND FLASH MEMORY WITH ERASE VERIFY BASED ON SHORTER EVALUATION TIME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11605209
|
Filing Dt:
|
11/27/2006
|
Publication #:
|
|
Pub Dt:
|
01/24/2008
| | | | |
Title:
|
NON-VOLATILE MEMORY IMPLEMENTED WITH LOW-VOLTAGES TRANSISTORS AND RELATED SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2009
|
Application #:
|
11740941
|
Filing Dt:
|
04/27/2007
|
Publication #:
|
|
Pub Dt:
|
11/08/2007
| | | | |
Title:
|
READING CIRCUIT FOR SEMICONDUCTOR MEMORY
|
|