|
Total properties:
18
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09287948
|
Filing Dt:
|
04/07/1999
|
|
Title:
|
DISABLING A DECODER FOR A DEFECTIVE ELEMENT IN AN INTEGRATED CIRCUIT DEVICE HAVING REDUNDANT ELEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09398735
|
Filing Dt:
|
09/17/1999
|
|
Title:
|
ARCHITECTURE, METHOD(S) AND CIRCUITRY FOR LOW POWER MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09721324
|
Filing Dt:
|
11/22/2000
|
|
Title:
|
ARCHITECTURE, METHOD (S) AND CIRCUITRY FOR LOW POWER MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
09936487
|
Filing Dt:
|
01/25/2002
|
|
Title:
|
METHOD FOR TESTING INTEGRATED CIRCUITS WITH MEMORY ELEMENT ACCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09938980
|
Filing Dt:
|
08/24/2001
|
|
Title:
|
CONTENT ADDRESSABLE MEMORY WITH BLOCK SELECT FOR POWER MANAGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2004
|
Application #:
|
09967535
|
Filing Dt:
|
10/01/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/06/2003
| | | | |
|
Title:
|
SKEW CALIBRATION MEANS AND A METHOD OF SKEW CALIBRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2002
|
Application #:
|
09985726
|
Filing Dt:
|
11/06/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/02/2002
| | | | |
|
Title:
|
TRANSMITTER CIRCUIT COMPRISING TIMING DESKEWING MEANS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2004
|
Application #:
|
10199560
|
Filing Dt:
|
07/19/2002
|
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
|
Title:
|
ARCHITECTURE, METHOD(S) AND CIRCUITRY FOR LOW POWER MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
10425630
|
Filing Dt:
|
04/30/2003
|
|
Publication #:
|
|
Pub Dt:
|
10/23/2003
| | | | |
|
Title:
|
DATA TRANSMISSION APPARATUS FOR HIGH-SPEED TRANSMISSION OF DIGITAL DATA AND METHOD FOR AUTOMATIC SKEW CALIBRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
10425638
|
Filing Dt:
|
04/30/2003
|
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
|
Title:
|
TRANSMITTER WITH ACTIVE DIFFERENTIAL TERMINATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
10643187
|
Filing Dt:
|
08/19/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/18/2004
| | | | |
|
Title:
|
DEVICE AND METHOD FOR READING DATA STORED IN A SEMICONDUCTOR DEVICE HAVING MULTILEVEL MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
10643188
|
Filing Dt:
|
08/19/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR READING DATA STORED IN A SEMICONDUCTOR DEVICE HAVING MULTILEVEL MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10759376
|
Filing Dt:
|
01/15/2004
|
|
Title:
|
MEMORY BUS ARBITRATION USING MEMORY BANK READINESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2008
|
Application #:
|
11499015
|
Filing Dt:
|
08/04/2006
|
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
|
Title:
|
MEMORY BUS ARBITRATION USING MEMORY BANK READINESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2010
|
Application #:
|
11513907
|
Filing Dt:
|
08/31/2006
|
|
Publication #:
|
|
Pub Dt:
|
06/07/2007
| | | | |
|
Title:
|
MULTILEVEL SEMICONDUCTOR MEMORY, WRITE/READ METHOD THERETO/THEREFROM AND STORAGE MEDIUM STORING WRITE/READ PROGRAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
11588332
|
Filing Dt:
|
10/25/2006
|
|
Title:
|
CONTROL CIRCUITRY FOR A NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
12108221
|
Filing Dt:
|
04/23/2008
|
|
Title:
|
DYNAMIC MEMORY MANAGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
12888184
|
Filing Dt:
|
09/22/2010
|
|
Publication #:
|
|
Pub Dt:
|
01/13/2011
| | | | |
|
Title:
|
MULTILEVEL SEMICONDUCTOR MEMORY, WRITE/READ METHOD THERETO/THEREFROM AND STORAGE MEDIUM STORING WRITE/READ PROGRAM
|
|
