Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 041173/0380 | |
| Pages: | 6 |
| | Recorded: | 12/22/2016 | | |
| Attorney Dkt #: | MTKP1782USA |
| Conveyance: | CORRECTIVE ASSIGNMENT TO CORRECT THE CONVEYING PARTY EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 040011 FRAME: 0773. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. |
|
|
Total properties:
6
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14197176
|
Filing Dt:
|
03/04/2014
|
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
|
Title:
|
PACKET PROCESSING METHOD FOR GETTING PACKET INFORMATION FROM LINK LIST AND RELATED PACKET PROCESSING APPARATUS THEREOF
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14203543
|
Filing Dt:
|
03/10/2014
|
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
|
Title:
|
SWITCHING FABRIC OF NETWORK DEVICE THAT USES MULTIPLE STORE UNITS AND MULTIPLE FETCH UNITS OPERATED AT REDUCED CLOCK SPEEDS AND RELATED METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2017
|
Application #:
|
14462575
|
Filing Dt:
|
08/19/2014
|
|
Publication #:
|
|
Pub Dt:
|
05/21/2015
| | | | |
|
Title:
|
PACKET PROCESSING APPARATUS USING PACKET PROCESSING UNITS LOCATED
AT PARALLEL PACKET FLOW PATHS AND WITH DIFFERENT PROGRAMMABILITY
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14852634
|
Filing Dt:
|
09/14/2015
|
|
Publication #:
|
|
Pub Dt:
|
08/04/2016
| | | | |
|
Title:
|
SCHEME FOR PERFORMING ONE-PASS TUNNEL FORWARDING FUNCTION ON TWO-LAYER NETWORK STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2018
|
Application #:
|
15015145
|
Filing Dt:
|
02/04/2016
|
|
Publication #:
|
|
Pub Dt:
|
08/18/2016
| | | | |
|
Title:
|
WAFER-LEVEL PACKAGE HAVING ASYNCHRONOUS FIFO BUFFER USED TO DEAL WITH DATA TRANSFER BETWEEN DIFFERENT DIES AND ASSOCIATED METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2018
|
Application #:
|
15043622
|
Filing Dt:
|
02/15/2016
|
|
Publication #:
|
|
Pub Dt:
|
08/18/2016
| | | | |
|
Title:
|
SUPPORTING FLOW CONTROL MECHANISM OF BUS BETWEEN SEMICONDUCTOR DIES ASSEMBLED IN WAFER-LEVEL PACKAGE
|
|
|
Assignee
|
|
|
|
|
| TOWER B, SOFTWARE RESEARCH CENTER, INFORMATION INDUSTRY BASE, NO. 622 HUANGSHAN ROAD |
| HEFEI, ANHUI, CHINA |
|
|
Correspondence name and address
|
| |
WINSTON HSU
|
| |
P.O.BOX 506
|
| |
MERRIFIELD, VA 22116
|
Search Results as of:
05/26/2024 09:04 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
