USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Assignments on the Web > Patent Query

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	035390/0388			Pages:	247
		Recorded:	04/03/2015
Attorney Dkt #:	040981-0072
Conveyance:	ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).

Total properties: 5804
Page 32 of 59
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

Patent #:	7441081	Issue Dt:	10/21/2008	Application #:	11025562	Filing Dt:	12/29/2004
Publication #:	US20060143407	Pub Dt:	06/29/2006
Title:	WRITE-BACK CACHING FOR DISK DRIVES

Patent #:	7290224	Issue Dt:	10/30/2007	Application #:	11027266	Filing Dt:	12/31/2004
Publication #:	US20050273738	Pub Dt:	12/08/2005
Title:	GUIDED CAPTURE, CREATION, AND SEAMLESS INTEGRATION WITH SCALABLE COMPLEXITY OF A CLOCK SPECIFICATION INTO A DESIGN FLOW OF AN INTEGRATED CIRCUIT

Patent #:	7181713	Issue Dt:	02/20/2007	Application #:	11028403	Filing Dt:	01/03/2005
Publication #:	US20050114811	Pub Dt:	05/26/2005
Title:	STATIC TIMING AND RISK ANALYSIS TOOL

Patent #:	7203877	Issue Dt:	04/10/2007	Application #:	11028695	Filing Dt:	01/04/2005
Publication #:	US20060150041	Pub Dt:	07/06/2006
Title:	FAILURE ANALYSIS AND TESTING OF SEMI-CONDUCTOR DEVICES USING INTELLIGENT SOFTWARE ON AUTOMATED TEST EQUIPMENT (ATE)

Patent #:	7414943	Issue Dt:	08/19/2008	Application #:	11031208	Filing Dt:	01/06/2005
Publication #:	US20060146680	Pub Dt:	07/06/2006
Title:	METHOD AND APPARATUS FOR EXTRACTING INFORMATION FROM BURST CUTTING AREA OF RECORDING MEDIUM

Patent #:	7390680	Issue Dt:	06/24/2008	Application #:	11031564	Filing Dt:	01/06/2005
Publication #:	US20050145841	Pub Dt:	07/07/2005
Title:	METHOD TO SELECTIVELY IDENTIFY RELIABILITY RISK DIE BASED ON CHARACTERISTICS OF LOCAL REGIONS ON THE WAFER

Patent #:	7234122	Issue Dt:	06/19/2007	Application #:	11032720	Filing Dt:	01/10/2005
Publication #:	US20050235235	Pub Dt:	10/20/2005
Title:	THREE-DIMENSIONAL INTERCONNECT RESISTANCE EXTRACTION USING VARIATIONAL METHOD

Patent #:	7062401	Issue Dt:	06/13/2006	Application #:	11032776	Filing Dt:	01/11/2005
Title:	LOW CIRCUIT OVERHEAD BUILT IN SELF TEST FOR OVERSAMPLED ADC'S

Patent #:	7207021	Issue Dt:	04/17/2007	Application #:	11036822	Filing Dt:	01/14/2005
Publication #:	US20060190853	Pub Dt:	08/24/2006
Title:	METHOD FOR ESTIMATING A FREQUENCY-BASED RAMPTIME LIMIT

Patent #:	7299435	Issue Dt:	11/20/2007	Application #:	11037306	Filing Dt:	01/18/2005
Publication #:	US20060190879	Pub Dt:	08/24/2006
Title:	FREQUENCY DEPENDENT TIMING MARGIN

Patent #:	7430694	Issue Dt:	09/30/2008	Application #:	11038698	Filing Dt:	01/20/2005
Publication #:	US20060161803	Pub Dt:	07/20/2006
Title:	MEMORY BISR ARCHITECTURE FOR A SLICE

Patent #:	7042747	Issue Dt:	05/09/2006	Application #:	11041094	Filing Dt:	01/19/2005
Title:	NOVEL TERNARY CAM BITCELLS

Patent #:	7243324	Issue Dt:	07/10/2007	Application #:	11041489	Filing Dt:	01/24/2005
Publication #:	US20060190901	Pub Dt:	08/24/2006
Title:	METHOD OF BUFFER INSERTION TO ACHIEVE PIN SPECIFIC DELAYS

Patent #:	7571430	Issue Dt:	08/04/2009	Application #:	11041714	Filing Dt:	01/24/2005
Publication #:	US20060164269	Pub Dt:	07/27/2006
Title:	ADAPTIVE DISPATCH TABLE BASED ON TEMPLATES

Patent #:	7258953	Issue Dt:	08/21/2007	Application #:	11046150	Filing Dt:	01/28/2005
Publication #:	US20060172447	Pub Dt:	08/03/2006
Title:	MULTI-LAYER REGISTRATION AND DIMENSIONAL TEST MARK FOR SCATTEROMETRICAL MEASUREMENT

Patent #:	7553772	Issue Dt:	06/30/2009	Application #:	11046949	Filing Dt:	01/31/2005
Title:	PROCESS AND APPARATUS FOR SIMULTANEOUS LIGHT AND RADICAL SURFACE TREATMENT OF INTEGRATED CIRCUIT STRUCTURE

Patent #:	7751913	Issue Dt:	07/06/2010	Application #:	11048305	Filing Dt:	01/31/2005
Publication #:	US20060173690	Pub Dt:	08/03/2006
Title:	METHOD AND SYSTEM FOR REDUCING POWER CONSUMPTION OF A SOUND PROCESSOR

Patent #:	7272687	Issue Dt:	09/18/2007	Application #:	11049002	Filing Dt:	02/01/2005
Publication #:	US20060174156	Pub Dt:	08/03/2006
Title:	CACHE REDUNDANCY FOR LSI RAID CONTROLLERS

Patent #:	7398416	Issue Dt:	07/08/2008	Application #:	11049471	Filing Dt:	02/02/2005
Publication #:	US20060174166	Pub Dt:	08/03/2006
Title:	PROACTIVE DRIVER RESPONSE TO AN OPERATING SYSTEM IF A DRIVE IS REMOVED FROM A RAID CONFIGURATION

Patent #:	7600177	Issue Dt:	10/06/2009	Application #:	11053292	Filing Dt:	02/08/2005
Publication #:	US20060179400	Pub Dt:	08/10/2006
Title:	DELTA SYNDROME BASED ITERATIVE REED-SOLOMON PRODUCT CODE DECODER

Patent #:	7057261	Issue Dt:	06/06/2006	Application #:	11053505	Filing Dt:	02/08/2005
Publication #:	US20050147913	Pub Dt:	07/07/2005
Title:	MIXED LVR AND HVR RETICLE SET DESIGN FOR THE PROCESSING OF GATE ARRAYS, EMBEDDED ARRAYS AND RAPID CHIP PRODUCTS

Patent #:	7757295	Issue Dt:	07/13/2010	Application #:	11053828	Filing Dt:	02/09/2005
Title:	METHODS AND STRUCTURE FOR SERIALLY CONTROLLED CHIP SECURITY

Patent #:	7028274	Issue Dt:	04/11/2006	Application #:	11054460	Filing Dt:	02/09/2005
Title:	RRAM BACKEND FLOW

Patent #:	7373009	Issue Dt:	05/13/2008	Application #:	11054594	Filing Dt:	02/09/2005
Publication #:	US20060177143	Pub Dt:	08/10/2006
Title:	METHOD AND APPARATUS FOR EFFICIENT TRANSMISSION AND DECODING OF QUANTIZATION MATRICES

Patent #:	7317228	Issue Dt:	01/08/2008	Application #:	11055145	Filing Dt:	02/10/2005
Publication #:	US20060175665	Pub Dt:	08/10/2006
Title:	DESIGN AND OPTIMIZATION OF NMOS DRIVERS USING SELF-BALLASTING ESD PROTECTION TECHNIQUE IN FULLY SALICIDED CMOS PROCESS

Patent #:	7328423	Issue Dt:	02/05/2008	Application #:	11055752	Filing Dt:	02/10/2005
Publication #:	US20050149302	Pub Dt:	07/07/2005
Title:	METHOD FOR EVALUATING LOGIC FUNCTIONS BY LOGIC CIRCUITS HAVING OPTIMIZED NUMBER OF AND/OR SWITCHES

Patent #:	7119405	Issue Dt:	10/10/2006	Application #:	11056641	Filing Dt:	02/11/2005
Publication #:	US20060180863	Pub Dt:	08/17/2006
Title:	NOVEL IMPLANTATION METHOD TO IMPROVE ESD ROBUSTNESS OF THICK GATE-OXIDE GROUNDED-GATE NMOSFET'S IN DEEP-SUBMICRON CMOS TECHNOLOGIES

Patent #:	7494752	Issue Dt:	02/24/2009	Application #:	11056838	Filing Dt:	02/11/2005
Publication #:	US20060183039	Pub Dt:	08/17/2006
Title:	METHOD AND SYSTEMS FOR UTILIZING SIMPLIFIED RESIST PROCESS MODELS TO PERFORM OPTICAL AND PROCESS CORRECTIONS

Patent #:	7721007	Issue Dt:	05/18/2010	Application #:	11057627	Filing Dt:	02/14/2005
Publication #:	US20060190645	Pub Dt:	08/24/2006
Title:	METHODS OF TRANSMITTING NON-SCSI COMMANDS INVOLVING LOADING OPCODE IN COMMAND DESCRIPTOR BLOCK (CDB) BYTES AND NON-SCSI COMMANDS INTO REMAINING CDB BYTES

Patent #:	7081379	Issue Dt:	07/25/2006	Application #:	11058498	Filing Dt:	02/15/2005
Publication #:	US20050156196	Pub Dt:	07/21/2005
Title:	LOCAL INTERCONNECT FOR INTEGRATED CIRCUIT

Patent #:	7432986	Issue Dt:	10/07/2008	Application #:	11059175	Filing Dt:	02/16/2005
Publication #:	US20060182183	Pub Dt:	08/17/2006
Title:	METHOD AND APPARATUS FOR MASKING OF VIDEO ARTIFACTS AND/OR INSERTION OF FILM GRAIN IN A VIDEO DECODER

Patent #:	7259584	Issue Dt:	08/21/2007	Application #:	11061073	Filing Dt:	02/18/2005
Title:	METHODS AND STRUCTURE FOR SELECTIVE IMPEDANCE CONTROL OF BUS DRIVER CIRCUITS

Patent #:	7202656	Issue Dt:	04/10/2007	Application #:	11061292	Filing Dt:	02/18/2005
Title:	METHODS AND STRUCTURE FOR IMPROVED HIGH-SPEED TDF TESTING USING ON-CHIP PLL

Patent #:	7228516	Issue Dt:	06/05/2007	Application #:	11061581	Filing Dt:	02/18/2005
Publication #:	US20060190859	Pub Dt:	08/24/2006
Title:	NEGATIVE BIAS TEMPERATURE INSTABILITY MODELING

Patent #:	7471881	Issue Dt:	12/30/2008	Application #:	11063172	Filing Dt:	02/22/2005
Publication #:	US20060190753	Pub Dt:	08/24/2006
Title:	SYSTEM FOR PARKING A DRIVE IN A VIDEO RECORDER

Patent #:	7201633	Issue Dt:	04/10/2007	Application #:	11063384	Filing Dt:	02/22/2005
Publication #:	US20060189256	Pub Dt:	08/24/2006
Title:	SYSTEMS AND METHODS FOR WAFER POLISHING

Patent #:	NONE	Issue Dt:		Application #:	11063788	Filing Dt:	02/22/2005
Publication #:	US20060185600	Pub Dt:	08/24/2006
Title:	Multi-zone chuck

Patent #:	8072971	Issue Dt:	12/06/2011	Application #:	11065948	Filing Dt:	02/25/2005
Publication #:	US20060193346	Pub Dt:	08/31/2006
Title:	PLATFORM ARCHITECTURE AND METHOD FOR MAKING SAME

Patent #:	7657696	Issue Dt:	02/02/2010	Application #:	11067501	Filing Dt:	02/25/2005
Publication #:	US20060195650	Pub Dt:	08/31/2006
Title:	METHOD TO DETECT NAND-FLASH PARAMETERS BY HARDWARE AUTOMATICALLY

Patent #:	7570539	Issue Dt:	08/04/2009	Application #:	11067534	Filing Dt:	02/25/2005
Publication #:	US20060193192	Pub Dt:	08/31/2006
Title:	METHOD FOR IDENTIFYING MEMORY BIT CELLS AND CONNECTIONS

Patent #:	7917659	Issue Dt:	03/29/2011	Application #:	11070131	Filing Dt:	03/01/2005
Publication #:	US20060200595	Pub Dt:	09/07/2006
Title:	VARIABLE LENGTH COMMAND PULL WITH CONTIGUOUS SEQUENTIAL LAYOUT

Patent #:	7331031	Issue Dt:	02/12/2008	Application #:	11071623	Filing Dt:	03/03/2005
Publication #:	US20060200788	Pub Dt:	09/07/2006
Title:	METHOD FOR DESCRIBING AND DEPLOYING DESIGN PLATFORM SETS

Patent #:	7115425	Issue Dt:	10/03/2006	Application #:	11072127	Filing Dt:	03/04/2005
Publication #:	US20050181615	Pub Dt:	08/18/2005
Title:	INTEGRATED CIRCUIT PROCESS MONITORING AND METROLOGY SYSTEM

Patent #:	7341978	Issue Dt:	03/11/2008	Application #:	11072158	Filing Dt:	03/04/2005
Publication #:	US20060197193	Pub Dt:	09/07/2006
Title:	SUPERCONDUCTOR WIRES FOR BACK END INTERCONNECTS

Patent #:	7081672	Issue Dt:	07/25/2006	Application #:	11073802	Filing Dt:	03/07/2005
Title:	SUBSTRATE VIA LAYOUT TO IMPROVE BIAS HUMIDITY TESTING RELIABILITY

Patent #:	7299431	Issue Dt:	11/20/2007	Application #:	11074173	Filing Dt:	03/07/2005
Publication #:	US20060200787	Pub Dt:	09/07/2006
Title:	METHOD FOR TRACING PATHS WITHIN A CIRCUIT

Patent #:	7675177	Issue Dt:	03/09/2010	Application #:	11074456	Filing Dt:	03/07/2005
Title:	FORMING COPPER INTERCONNECTS WITH SN COATINGS

Patent #:	7304874	Issue Dt:	12/04/2007	Application #:	11074913	Filing Dt:	03/08/2005
Publication #:	US20060203530	Pub Dt:	09/14/2006
Title:	COMPACT TERNARY AND BINARY CAM BITCELL ARCHITECTURE WITH NO ENCLOSED DIFFUSION AREAS

Patent #:	7098996	Issue Dt:	08/29/2006	Application #:	11075195	Filing Dt:	03/07/2005
Title:	OPTICAL ERROR MINIMIZATION IN A SEMICONDUCTOR MANUFACTURING APPARATUS

Patent #:	7023530	Issue Dt:	04/04/2006	Application #:	11075239	Filing Dt:	03/07/2005
Title:	DUAL SOURCE LITHOGRAPHY FOR DIRECT WRITE APPLICATION

Patent #:	7508062	Issue Dt:	03/24/2009	Application #:	11078052	Filing Dt:	03/11/2005
Publication #:	US20060202303	Pub Dt:	09/14/2006
Title:	PACKAGE CONFIGURATION AND MANUFACTURING METHOD ENABLING THE ADDITION OF DECOUPLING CAPACITORS TO STANDARD PACKAGE DESIGNS

Patent #:	7641776	Issue Dt:	01/05/2010	Application #:	11078179	Filing Dt:	03/10/2005
Publication #:	US20060201802	Pub Dt:	09/14/2006
Title:	SYSTEM AND METHOD FOR INCREASING YIELD FROM SEMICONDUCTOR WAFER ELECTROPLATING

Patent #:	7482642	Issue Dt:	01/27/2009	Application #:	11078830	Filing Dt:	03/11/2005
Publication #:	US20060202307	Pub Dt:	09/14/2006
Title:	BIPOLAR TRANSISTORS HAVING CONTROLLABLE TEMPERATURE COEFFICIENT OF CURRENT GAIN

Patent #:	7376918	Issue Dt:	05/20/2008	Application #:	11079017	Filing Dt:	03/11/2005
Publication #:	US20060206843	Pub Dt:	09/14/2006
Title:	PROBABILISTIC NOISE ANALYSIS

Patent #:	7491579	Issue Dt:	02/17/2009	Application #:	11079028	Filing Dt:	03/14/2005
Publication #:	US20060236270	Pub Dt:	10/19/2006
Title:	COMPOSABLE SYSTEM-IN-PACKAGE INTEGRATED CIRCUITS AND PROCESS OF COMPOSING THE SAME

Patent #:	7620924	Issue Dt:	11/17/2009	Application #:	11079439	Filing Dt:	03/14/2005
Publication #:	US20060236292	Pub Dt:	10/19/2006
Title:	BASE PLATFORMS WITH COMBINED ASIC AND FPGA FEATURES AND PROCESS OF USING THE SAME

Patent #:	7263678	Issue Dt:	08/28/2007	Application #:	11079998	Filing Dt:	03/15/2005
Publication #:	US20060218515	Pub Dt:	09/28/2006
Title:	METHOD OF IDENTIFYING FLOORPLAN PROBLEMS IN AN INTEGRATED CIRCUIT LAYOUT

Patent #:	7822121	Issue Dt:	10/26/2010	Application #:	11082639	Filing Dt:	03/17/2005
Publication #:	US20060209958	Pub Dt:	09/21/2006
Title:	METHOD AND/OR APPARATUS FOR IMPLEMENTING GLOBAL MOTION COMPENSATION IN A VIDEO SYSTEM

Patent #:	7689744	Issue Dt:	03/30/2010	Application #:	11082673	Filing Dt:	03/17/2005
Title:	METHODS AND STRUCTURE FOR A SAS/SATA CONVERTER

Patent #:	7769831	Issue Dt:	08/03/2010	Application #:	11086929	Filing Dt:	03/22/2005
Publication #:	US20060230125	Pub Dt:	10/12/2006
Title:	SYSTEM AND METHOD FOR SAS PHY DYNAMIC CONFIGURATION

Patent #:	7312532	Issue Dt:	12/25/2007	Application #:	11090107	Filing Dt:	03/24/2005
Publication #:	US20050186782	Pub Dt:	08/25/2005
Title:	DUAL DAMASCENE INTERCONNECT STRUCTURE WITH IMPROVED ELECTRO MIGRATION LIFETIMES

Patent #:	7636377	Issue Dt:	12/22/2009	Application #:	11090528	Filing Dt:	03/25/2005
Publication #:	US20060215532	Pub Dt:	09/28/2006
Title:	OPTICAL DISC RECORDER LASER POWER CONTROL

Patent #:	7523426	Issue Dt:	04/21/2009	Application #:	11092406	Filing Dt:	03/29/2005
Publication #:	US20060230373	Pub Dt:	10/12/2006
Title:	INTELLIGENT TIMING ANALYSIS AND CONSTRAINT GENERATION GUI

Patent #:	7613081	Issue Dt:	11/03/2009	Application #:	11095974	Filing Dt:	03/31/2005
Publication #:	US20060221789	Pub Dt:	10/05/2006
Title:	CONTROL OF STEPPER MOTOR IN AN OPTICAL DISC

Patent #:	7319272	Issue Dt:	01/15/2008	Application #:	11097895	Filing Dt:	04/01/2005
Publication #:	US20060223341	Pub Dt:	10/05/2006
Title:	BALL ASSIGNMENT SYSTEM

Patent #:	8230143	Issue Dt:	07/24/2012	Application #:	11097903	Filing Dt:	04/01/2005
Publication #:	US20060224847	Pub Dt:	10/05/2006
Title:	MEMORY INTERFACE ARCHITECTURE FOR MAXIMIZING ACCESS TIMING MARGIN

Patent #:	7206983	Issue Dt:	04/17/2007	Application #:	11097936	Filing Dt:	03/31/2005
Publication #:	US20060236176	Pub Dt:	10/19/2006
Title:	SEGMENTED ADDRESSABLE SCAN ARCHITECTURE AND METHOD FOR IMPLEMENTING SCAN-BASED TESTING OF INTEGRATED CIRCUITS

Patent #:	7129516	Issue Dt:	10/31/2006	Application #:	11098290	Filing Dt:	04/04/2005
Publication #:	US20050167654	Pub Dt:	08/04/2005
Title:	ION RECOIL IMPLANTATION AND ENHANCED CARRIER MOBILITY IN CMOS DEVICE

Patent #:	7623575	Issue Dt:	11/24/2009	Application #:	11098357	Filing Dt:	04/04/2005
Publication #:	US20060146935	Pub Dt:	07/06/2006
Title:	METHOD AND APPARATUS FOR SUB-PIXEL MOTION COMPENSATION

Patent #:	7313775	Issue Dt:	12/25/2007	Application #:	11099772	Filing Dt:	04/06/2005
Publication #:	US20060230375	Pub Dt:	10/12/2006
Title:	INTEGRATED CIRCUIT WITH RELOCATABLE PROCESSOR HARDMAC

Patent #:	7398489	Issue Dt:	07/08/2008	Application #:	11100986	Filing Dt:	04/06/2005
Publication #:	US20060226530	Pub Dt:	10/12/2006
Title:	ADVANCED STANDARD CELL POWER CONNECTION

Patent #:	7370257	Issue Dt:	05/06/2008	Application #:	11102156	Filing Dt:	04/08/2005
Publication #:	US20060242522	Pub Dt:	10/26/2006
Title:	TEST VEHICLE DATA ANALYSIS

Patent #:	7098515	Issue Dt:	08/29/2006	Application #:	11104050	Filing Dt:	04/11/2005
Title:	SEMICONDUCTOR CHIP WITH BORDERLESS CONTACT THAT AVOIDS WELL LEAKAGE

Patent #:	7944968	Issue Dt:	05/17/2011	Application #:	11104069	Filing Dt:	04/12/2005
Publication #:	US20060227866	Pub Dt:	10/12/2006
Title:	METHOD FOR SPECIFICATION OF QUANTIZED COEFFICIENT LIMIT

Patent #:	7949044	Issue Dt:	05/24/2011	Application #:	11104070	Filing Dt:	04/12/2005
Publication #:	US20060227867	Pub Dt:	10/12/2006
Title:	METHOD FOR COEFFICIENT BITDEPTH LIMITATION, ENCODER AND BITSTREAM GENERATION APPARATUS

Patent #:	7829455	Issue Dt:	11/09/2010	Application #:	11104763	Filing Dt:	04/12/2005
Publication #:	US20050179138	Pub Dt:	08/18/2005
Title:	METHOD FOR CREATING BARRIERS FOR COPPER DIFFUSION

Patent #:	7231572	Issue Dt:	06/12/2007	Application #:	11106743	Filing Dt:	04/15/2005
Publication #:	US20060236169	Pub Dt:	10/19/2006
Title:	METHOD AND CIRCUIT FOR PARAMETRIC TESTING OF INTEGRATED CIRCUITS WITH AN EXCLUSIVE-OR LOGIC TREE

Patent #:	7577850	Issue Dt:	08/18/2009	Application #:	11107287	Filing Dt:	04/15/2005
Publication #:	US20060236123	Pub Dt:	10/19/2006
Title:	SECURITY APPLICATION USING SILICON FINGERPRINT IDENTIFICATION

Patent #:	7139991	Issue Dt:	11/21/2006	Application #:	11107585	Filing Dt:	04/14/2005
Publication #:	US20050204235	Pub Dt:	09/15/2005
Title:	AUTOMATIC METHOD AND SYSTEM FOR INSTANTIATING BUILT-IN-TEST (BIST) MODULES IN ASIC MEMORY DESIGNS

Patent #:	7542508	Issue Dt:	06/02/2009	Application #:	11111403	Filing Dt:	04/21/2005
Publication #:	US20060239341	Pub Dt:	10/26/2006
Title:	CONTINUOUS-TIME DECISION FEEDBACK EQUALIZER

Patent #:	7373629	Issue Dt:	05/13/2008	Application #:	11113615	Filing Dt:	04/25/2005
Publication #:	US20060239052	Pub Dt:	10/26/2006
Title:	DISTRIBUTED RELOCATABLE VOLTAGE REGULATOR

Patent #:	7555688	Issue Dt:	06/30/2009	Application #:	11114583	Filing Dt:	04/26/2005
Publication #:	US20060242515	Pub Dt:	10/26/2006
Title:	METHOD FOR IMPLEMENTING TEST GENERATION FOR SYSTEMATIC SCAN RECONFIGURATION IN AN INTEGRATED CIRCUIT

Patent #:	7751484	Issue Dt:	07/06/2010	Application #:	11115463	Filing Dt:	04/27/2005
Publication #:	US20060244868	Pub Dt:	11/02/2006
Title:	METHOD FOR COMPOSITE VIDEO ARTIFACTS REDUCTION

Patent #:	7259586	Issue Dt:	08/21/2007	Application #:	11115561	Filing Dt:	04/27/2005
Publication #:	US20060244482	Pub Dt:	11/02/2006
Title:	CONFIGURABLE I/OS FOR MULTI-CHIP MODULES

Patent #:	7543261	Issue Dt:	06/02/2009	Application #:	11115798	Filing Dt:	04/27/2005
Publication #:	US20060248491	Pub Dt:	11/02/2006
Title:	I /O PLANNING WITH LOCK AND INSERTION FEATURES

Patent #:	7277813	Issue Dt:	10/02/2007	Application #:	11116591	Filing Dt:	04/28/2005
Publication #:	US20060190207	Pub Dt:	08/24/2006
Title:	PATTERN DETECTION FOR INTEGRATED CIRCUIT SUBSTRATES

Patent #:	7240264	Issue Dt:	07/03/2007	Application #:	11116616	Filing Dt:	04/28/2005
Publication #:	US20060248418	Pub Dt:	11/02/2006
Title:	SCAN TEST EXPANSION MODULE

Patent #:	7081841	Issue Dt:	07/25/2006	Application #:	11117682	Filing Dt:	04/28/2005
Title:	ANALOG TO DIGITAL CONVERTER BUILT IN SELF TEST

Patent #:	7292063	Issue Dt:	11/06/2007	Application #:	11120067	Filing Dt:	05/02/2005
Publication #:	US20060279326	Pub Dt:	12/14/2006
Title:	METHOD OF INTERCONNECT FOR MULTI-SLOT METAL-MASK PROGRAMMABLE RELOCATABLE FUNCTION PLACED IN AN I/O REGION

Patent #:	7852351	Issue Dt:	12/14/2010	Application #:	11122426	Filing Dt:	05/05/2005
Publication #:	US20050262532	Pub Dt:	11/24/2005
Title:	MULTIPLEXED BUTTON DATA SYSTEM

Patent #:	7461307	Issue Dt:	12/02/2008	Application #:	11123432	Filing Dt:	05/06/2005
Publication #:	US20060253753	Pub Dt:	11/09/2006
Title:	SYSTEM AND METHOD FOR IMPROVING TRANSITION DELAY FAULT COVERAGE IN DELAY FAULT TESTS THROUGH USE OF AN ENHANCED SCAN FLIP-FLOP

Patent #:	7293210	Issue Dt:	11/06/2007	Application #:	11124438	Filing Dt:	05/06/2005
Publication #:	US20060253754	Pub Dt:	11/09/2006
Title:	SYSTEM AND METHOD FOR IMPROVING TRANSITION DELAY FAULT COVERAGE IN DELAY FAULT TESTS THROUGH USE OF TRANSITION LAUNCH FLIP-FLOP

Patent #:	7590819	Issue Dt:	09/15/2009	Application #:	11124536	Filing Dt:	05/09/2005
Publication #:	US20060253684	Pub Dt:	11/09/2006
Title:	COMPACT MEMORY MANAGEMENT UNIT

Patent #:	7461315	Issue Dt:	12/02/2008	Application #:	11124649	Filing Dt:	05/09/2005
Publication #:	US20060253751	Pub Dt:	11/09/2006
Title:	METHOD AND SYSTEM FOR IMPROVING QUALITY OF A CIRCUIT THROUGH NON-FUNCTIONAL TEST PATTERN IDENTIFICATION

Patent #:	7305646	Issue Dt:	12/04/2007	Application #:	11125307	Filing Dt:	05/09/2005
Publication #:	US20060253825	Pub Dt:	11/09/2006
Title:	RELOCATABLE MIXED-SIGNAL FUNCTIONS

Patent #:	7071704	Issue Dt:	07/04/2006	Application #:	11125860	Filing Dt:	05/10/2005
Title:	CIRCUIT FOR IMPROVED DIAGNOSABILITY OF DEFECTS IN A FUSE SCAN STRUCTURE

Patent #:	NONE	Issue Dt:		Application #:	11125863	Filing Dt:	05/10/2005
Publication #:	US20060258023	Pub Dt:	11/16/2006
Title:	Method and system for improving integrated circuit manufacturing yield

Patent #:	7272802	Issue Dt:	09/18/2007	Application #:	11126880	Filing Dt:	05/11/2005
Publication #:	US20060259892	Pub Dt:	11/16/2006
Title:	R-CELLS CONTAINING CDM CLAMPS

Patent #:	7373622	Issue Dt:	05/13/2008	Application #:	11129547	Filing Dt:	05/13/2005
Publication #:	US20060259841	Pub Dt:	11/16/2006
Title:	RELOCATABLE BUILT-IN SELF TEST (BIST) ELEMENTS FOR RELOCATABLE MIXED-SIGNAL ELEMENTS

100

Patent #:	8044437	Issue Dt:	10/25/2011	Application #:	11130350	Filing Dt:	05/16/2005
Title:	INTEGRATED CIRCUIT CELL ARCHITECTURE CONFIGURABLE FOR MEMORY OR LOGIC ELEMENTS

Assignor

LSI CORPORATION

Exec Dt:

08/14/2014

Assignee

AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.

1 YISHUN AVENUE 7

SINGAPORE, SINGAPORE 768923

Correspondence name and address
	LATHAM & WATKINS LLP
	650 TOWN CENTER DRIVE, SUITE 2000
	COSTA MESA, CA 92626

Search Results as of: 05/23/2024 08:55 AM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6