|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13562473
|
Filing Dt:
|
07/31/2012
|
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
|
Title:
|
TELEVISION LOW POWER MODE AND ACCESSORY CHARGING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13563145
|
Filing Dt:
|
07/31/2012
|
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR EMPLOYING SIDE TRANSITION TIMES FROM SIGNOFF-QUALITY TIMING ANALYSIS INFORMATION TO REDUCE LEAKAGE POWER IN AN ELECTRONIC CIRCUIT AND AN ELECTRONIC DESIGN AUTOMATION TOOL INCORPORATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2014
|
Application #:
|
13564009
|
Filing Dt:
|
08/01/2012
|
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
|
Title:
|
SHARED THRESHOLD/UNDERSHOOT LASER OUTPUT DRIVER
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13564159
|
Filing Dt:
|
08/01/2012
|
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR GENERATING PHYSICAL DETERMINISTIC BOUNDARY INTERCONNECT FEATURES FOR DUAL PATTERNING TECHNOLOGIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
13564763
|
Filing Dt:
|
08/02/2012
|
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
|
Title:
|
ZERO GAIN START BIAS ESTIMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13564836
|
Filing Dt:
|
08/02/2012
|
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
|
Title:
|
OPTIMIZED MULTI-LEVEL FINITE STATE MACHINE WITH REDUNDANT DC NODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
13565137
|
Filing Dt:
|
08/02/2012
|
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
|
Title:
|
MIDDLEWARE FOR MULTIPROCESSOR SOFTWARE TESTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13566586
|
Filing Dt:
|
08/03/2012
|
|
Publication #:
|
|
Pub Dt:
|
11/29/2012
| | | | |
|
Title:
|
TRANSPORT AGNOSTIC SCSI I/O REFERRALS
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13567134
|
Filing Dt:
|
08/06/2012
|
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
|
Title:
|
Bias-Temperature-Instability (BTI)-Independent Source Biasing of Memory Arrays via an n-Type and a p-Type Transistor Connected in Parallel
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2015
|
Application #:
|
13567430
|
Filing Dt:
|
08/06/2012
|
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
|
Title:
|
METHODS AND STRUCTURE FOR REDUCED LAYOUT CONGESTION IN A SERIAL ATTACHED SCSI EXPANDER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
13567712
|
Filing Dt:
|
08/06/2012
|
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
|
Title:
|
METHODS AND STRUCTURE FOR TRAPPING REQUESTS DIRECTED TO HARDWARE REGISTERS OF AN ELECTRONIC CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13567740
|
Filing Dt:
|
08/06/2012
|
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR SYMBOL ERROR RATE ESTIMATION AND SECTOR QUALITY MEASUREMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13568227
|
Filing Dt:
|
08/07/2012
|
|
Title:
|
ADJUSTABLE LEVEL SHIFTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
13568871
|
Filing Dt:
|
08/07/2012
|
|
Title:
|
METHODS AND STRUCTURE FOR HARDWARE MANAGEMENT OF SERIAL ADVANCED TECHNOLOGY ATTACHMENT (SATA) DMA NON-ZERO OFFSETS IN A SERIAL ATTACHED SCSI (SAS) EXPANDER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2014
|
Application #:
|
13569276
|
Filing Dt:
|
08/08/2012
|
|
Publication #:
|
|
Pub Dt:
|
02/13/2014
| | | | |
|
Title:
|
AUTOMATED CONTROL OF OPENING AND CLOSING OF SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY ROWS
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13569672
|
Filing Dt:
|
08/08/2012
|
|
Publication #:
|
|
Pub Dt:
|
02/13/2014
| | | | |
|
Title:
|
HIGH ACCURACY BIPOLAR CURRENT MULTIPLIER WITH BASE CURRENT COMPENSATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
13570050
|
Filing Dt:
|
08/08/2012
|
|
Publication #:
|
|
Pub Dt:
|
12/20/2012
| | | | |
|
Title:
|
SYSTEMS AND METHODS FOR RETIMED VIRTUAL DATA PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13572135
|
Filing Dt:
|
08/10/2012
|
|
Publication #:
|
|
Pub Dt:
|
02/13/2014
| | | | |
|
Title:
|
MULTI-CHIP STACKING OF INTEGRATED CIRCUIT DEVICES USING PARTIAL DEVICE OVERLAP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13572284
|
Filing Dt:
|
08/10/2012
|
|
Publication #:
|
|
Pub Dt:
|
02/13/2014
| | | | |
|
Title:
|
OPERATIONAL AMPLIFIER WITH IMPROVED FREQUENCY COMPENSATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13572763
|
Filing Dt:
|
08/13/2012
|
|
Publication #:
|
|
Pub Dt:
|
02/13/2014
| | | | |
|
Title:
|
LOCALIZED DEVICE MISSING DELAY TIMERS IN SAS/SATA TOPOLOGY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
13572929
|
Filing Dt:
|
08/13/2012
|
|
Publication #:
|
|
Pub Dt:
|
02/13/2014
| | | | |
|
Title:
|
TRANSITORY TOUCHSCREEN ANTENNA STRUCTURE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13585933
|
Filing Dt:
|
08/15/2012
|
|
Publication #:
|
|
Pub Dt:
|
02/20/2014
| | | | |
|
Title:
|
FILE DELETION FOR NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13586048
|
Filing Dt:
|
08/15/2012
|
|
Publication #:
|
|
Pub Dt:
|
02/20/2014
| | | | |
|
Title:
|
METHODS AND STRUCTURE FOR ANALYZING DIFFERENT SIGNALING PATHWAYS THROUGH A TEST SIGNAL SELECTION HIERARCHY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2015
|
Application #:
|
13586133
|
Filing Dt:
|
08/15/2012
|
|
Publication #:
|
|
Pub Dt:
|
02/20/2014
| | | | |
|
Title:
|
METHODS AND STRUCTURE FOR NORMALIZING STORAGE PERFORMANCE ACROSS A PLURALITY OF LOGICAL VOLUMES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13586534
|
Filing Dt:
|
08/15/2012
|
|
Publication #:
|
|
Pub Dt:
|
02/20/2014
| | | | |
|
Title:
|
OFFSET-INDUCED SIGNAL CANCELLATION IN AN INTERLEAVED SAMPLING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2015
|
Application #:
|
13588648
|
Filing Dt:
|
08/17/2012
|
|
Publication #:
|
|
Pub Dt:
|
02/20/2014
| | | | |
|
Title:
|
Multi-Level LDPC Layered Decoder With Out-Of-Order Processing
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
13590306
|
Filing Dt:
|
08/21/2012
|
|
Publication #:
|
|
Pub Dt:
|
02/27/2014
| | | | |
|
Title:
|
NON-DISRUPTIVE SELECTIVE TRAFFIC BLOCKING IN A SAS DOMAIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
13591888
|
Filing Dt:
|
08/22/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
|
Title:
|
ENERGY-BASED INTER-TRACK INTERFERENCE CANCELLATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2014
|
Application #:
|
13591937
|
Filing Dt:
|
08/22/2012
|
|
Publication #:
|
|
Pub Dt:
|
01/24/2013
| | | | |
|
Title:
|
STORAGE MEDIA INTER-TRACK INTERFERENCE CANCELLATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
13591980
|
Filing Dt:
|
08/22/2012
|
|
Publication #:
|
|
Pub Dt:
|
08/29/2013
| | | | |
|
Title:
|
STORAGE MEDIA INTER-TRACK INTERFERENCE CANCELLATION
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13592023
|
Filing Dt:
|
08/22/2012
|
|
Publication #:
|
|
Pub Dt:
|
02/27/2014
| | | | |
|
Title:
|
RECORDING REGIONS IN A SHINGLED MAGNETIC HARD DISK DRIVE SYSTEM
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13592169
|
Filing Dt:
|
08/22/2012
|
|
Publication #:
|
|
Pub Dt:
|
02/27/2014
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR DESIGNING INTEGRATED CIRCUITS EMPLOYING CORRECT-BY-CONSTRUCTION PROGRESSIVE MODELING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2015
|
Application #:
|
13593648
|
Filing Dt:
|
08/24/2012
|
|
Publication #:
|
|
Pub Dt:
|
02/27/2014
| | | | |
|
Title:
|
DYNAMIC Y-BUFFER SIZE ADJUSTMENT FOR RETAINED SECTOR REPROCESSING
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13593682
|
Filing Dt:
|
08/24/2012
|
|
Publication #:
|
|
Pub Dt:
|
02/27/2014
| | | | |
|
Title:
|
REAL TIME CLOSE LOOP FLY HEIGHT CONTROL
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13594888
|
Filing Dt:
|
08/27/2012
|
|
Publication #:
|
|
Pub Dt:
|
08/29/2013
| | | | |
|
Title:
|
ACTIVE BACK UP AUTO CHANGEOVER VOLTAGE BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
13595102
|
Filing Dt:
|
08/27/2012
|
|
Publication #:
|
|
Pub Dt:
|
02/27/2014
| | | | |
|
Title:
|
LOW-VOLTAGE CONSTANT-gm RAIL-TO-RAIL CMOS INPUT STAGE WITH IMPROVED GAIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
13595277
|
Filing Dt:
|
08/27/2012
|
|
Publication #:
|
|
Pub Dt:
|
02/27/2014
| | | | |
|
Title:
|
ENHANCED MOBILE DEVICE HAVING MULTIPLE HOUSING CONFIGURATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2016
|
Application #:
|
13596381
|
Filing Dt:
|
08/28/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2014
| | | | |
|
Title:
|
INSTRUCTION ADDRESS ENCODING AND DECODING BASED ON PROGRAM CONSTRUCT GROUPS
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13596733
|
Filing Dt:
|
08/28/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2014
| | | | |
|
Title:
|
WRITE PERFORMANCE OPTIMIZED FORMAT FOR A HYBRID DRIVE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2015
|
Application #:
|
13596819
|
Filing Dt:
|
08/28/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2014
| | | | |
|
Title:
|
Systems and Methods for Non-Zero Syndrome Based Processing
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2015
|
Application #:
|
13596947
|
Filing Dt:
|
08/28/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2014
| | | | |
|
Title:
|
SYSTEMS AND METHODS FOR CONDITIONAL POSITIVE FEEDBACK DATA DECODING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
13596978
|
Filing Dt:
|
08/28/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2014
| | | | |
|
Title:
|
SYSTEMS AND METHODS FOR LOCAL ITERATION RANDOMIZATION IN A DATA DECODER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
13597001
|
Filing Dt:
|
08/28/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2014
| | | | |
|
Title:
|
SYSTEMS AND METHODS FOR SELECTABLE POSITIVE FEEDBACK DATA PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
13597026
|
Filing Dt:
|
08/28/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2014
| | | | |
|
Title:
|
SYSTEMS AND METHODS FOR SECTOR QUALITY DETERMINATION IN A DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
13597046
|
Filing Dt:
|
08/28/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2014
| | | | |
|
Title:
|
Systems and Methods for NPML Calibration
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13598932
|
Filing Dt:
|
08/30/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2014
| | | | |
|
Title:
|
SYSTEM FOR GENERATING A RECORD OF WHETHER A PERSON IS OPERATING A VEHICLE WHILE COMPOSING AN ELECTRONIC MESSAGE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13599249
|
Filing Dt:
|
08/30/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2014
| | | | |
|
Title:
|
MEMORY THROUGHPUT IMPROVEMENT USING ADDRESS INTERLEAVING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
13602440
|
Filing Dt:
|
09/04/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2014
| | | | |
|
Title:
|
LDPC Decoder Trapping Set Identification
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2015
|
Application #:
|
13602463
|
Filing Dt:
|
09/04/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2014
| | | | |
|
Title:
|
LDPC DECODER WITH FRACTIONAL UNSATISFIED CHECK QUALITY METRIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2015
|
Application #:
|
13602498
|
Filing Dt:
|
09/04/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2014
| | | | |
|
Title:
|
ENHANCED MEMORY SAVINGS IN ROUTING MEMORY STRUCTURES OF SERIAL ATTACHED SCSI EXPANDERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2015
|
Application #:
|
13602526
|
Filing Dt:
|
09/04/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2014
| | | | |
|
Title:
|
ENHANCED MEMORY SAVINGS IN ROUTING MEMORY STRUCTURES OF SERIAL ATTACHED SCSI EXPANDERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
13602535
|
Filing Dt:
|
09/04/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2014
| | | | |
|
Title:
|
LDPC Decoder Irregular Decoding of Regular Codes
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13602757
|
Filing Dt:
|
09/04/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2014
| | | | |
|
Title:
|
AUTOMATED NOISE CHARACTERIZATION AND COMPLETENESS AND CORRECTNESS OF NOISE DELIVERABLES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
13603076
|
Filing Dt:
|
09/04/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2014
| | | | |
|
Title:
|
EFFICIENT MEMORY CONTENT ACCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2015
|
Application #:
|
13603104
|
Filing Dt:
|
09/04/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2014
| | | | |
|
Title:
|
OPTIMIZED SCHEME AND ARCHITECTURE OF HARD DRIVE QUEUE DESIGN
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13603141
|
Filing Dt:
|
09/04/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2014
| | | | |
|
Title:
|
READ SELF-TIME TECHNIQUE WITH FINE GRAINED PROGRAMMABLE LOGIC DELAY ELEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
13603972
|
Filing Dt:
|
09/05/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2014
| | | | |
|
Title:
|
INTEGRATED CIRCUIT CHARACTERIZATION BASED ON MEASURED AND STATIC APPARENT RESISTANCES
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13604048
|
Filing Dt:
|
09/05/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2014
| | | | |
|
Title:
|
METHOD, SYSTEM AND PROCESSOR-READABLE MEDIA FOR ASCERTAINING A MAXIMUM NUMBER OF CONTIGUOUS BITS OF LOGICAL ONES OR ZEROS WITHIN A PARALLEL WORD OF ARBITRARY WIDTH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2014
|
Application #:
|
13604812
|
Filing Dt:
|
09/06/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2014
| | | | |
|
Title:
|
FEED FORWARD EQUALIZER TAP WEIGHT ADAPTATION BASED ON CHANNEL ESTIMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13604946
|
Filing Dt:
|
09/06/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2014
| | | | |
|
Title:
|
CONTINUOUSLY SELF-CALIBRATED LATCHED COMPARATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2015
|
Application #:
|
13605254
|
Filing Dt:
|
09/06/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2014
| | | | |
|
Title:
|
ELASTIC CACHE WITH SINGLE PARITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13606279
|
Filing Dt:
|
09/07/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/13/2014
| | | | |
|
Title:
|
STORAGE DEVICE HAVING DEGAUSS CIRCUITRY GENERATING DEGAUSS SIGNAL WITH MULTIPLE DECAY SEGMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13606342
|
Filing Dt:
|
09/07/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/13/2014
| | | | |
|
Title:
|
ADJUSTING BIT-LINE DISCHARGE TIME IN MEMORY ARRAYS BASED ON CHARACTERIZED WORD-LINE DELAY AND GATE DELAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
13607073
|
Filing Dt:
|
09/07/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/13/2014
| | | | |
|
Title:
|
TRACK-AND-HOLD CIRCUIT FOR ANALOG-TO-DIGITAL CONVERTER WITH SWITCHED CAPACITOR COUPLING OF AMPLIFIER STAGE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13607151
|
Filing Dt:
|
09/07/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/13/2014
| | | | |
|
Title:
|
SCALABLE POWER MODEL CALIBRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2015
|
Application #:
|
13607907
|
Filing Dt:
|
09/10/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/13/2014
| | | | |
|
Title:
|
OPTIMIZED MECHANISM TO SIMPLIFY THE CIRCULANT SHIFTER AND THE P/Q KICK OUT FOR LAYERED LDPC DECODER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13609387
|
Filing Dt:
|
09/11/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/13/2014
| | | | |
|
Title:
|
POWER MANAGEMENT FOR STORAGE DEVICE READ CHANNEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
13611158
|
Filing Dt:
|
09/12/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/13/2014
| | | | |
|
Title:
|
CORRECTING ERRORS IN MISCORRECTED CODEWORDS USING LIST DECODING
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13613981
|
Filing Dt:
|
09/13/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/13/2014
| | | | |
|
Title:
|
MEMORY DEVICE WITH CLOCK GENERATION BASED ON SEGMENTED ADDRESS CHANGE DETECTION
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13617169
|
Filing Dt:
|
09/14/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2014
| | | | |
|
Title:
|
SEMICONDUCTOR STRUCTURE WITH PATTERNED BURIED LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
13618317
|
Filing Dt:
|
09/14/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2014
| | | | |
|
Title:
|
Systems and Methods for Hard Decision Based ITI Cancellation
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13619907
|
Filing Dt:
|
09/14/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2014
| | | | |
|
Title:
|
SYSTEMS AND METHODS FOR DETECTOR SIDE TRAPPING SET MITIGATION
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13621341
|
Filing Dt:
|
09/17/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2014
| | | | |
|
Title:
|
Systems and Methods for Efficient Transfer in Iterative Processing
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
13622284
|
Filing Dt:
|
09/18/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2014
| | | | |
|
Title:
|
LDPC DECODER WITH DYNAMIC GRAPH MODIFICATION
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13622294
|
Filing Dt:
|
09/18/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2014
| | | | |
|
Title:
|
LDPC Decoder With Variable Node Hardening
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13622684
|
Filing Dt:
|
09/19/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2014
| | | | |
|
Title:
|
MULTI-SERVER AGGREGATED FLASH STORAGE APPLIANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
13623539
|
Filing Dt:
|
09/20/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2014
| | | | |
|
Title:
|
DIRECT DIGITAL SYNTHESIS OF QUADRATURE MODULATED SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
13623909
|
Filing Dt:
|
09/21/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/27/2014
| | | | |
|
Title:
|
LEASED LOCK IN ACTIVE-ACTIVE HIGH AVAILABILITY DAS SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
13624234
|
Filing Dt:
|
09/21/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/27/2014
| | | | |
|
Title:
|
REAL TIME MRA ESTIMATION AND CORRECTION USING ADC SAMPLES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2015
|
Application #:
|
13624463
|
Filing Dt:
|
09/21/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/27/2014
| | | | |
|
Title:
|
DYNAMIC REDUNDANCY MAPPING OF CACHE DATA IN FLASH-BASED CACHING SYSTEMS
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13624534
|
Filing Dt:
|
09/21/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/27/2014
| | | | |
|
Title:
|
CABLE EXIT METHODS FOR PCIE CARDS
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13624927
|
Filing Dt:
|
09/22/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/27/2014
| | | | |
|
Title:
|
LDPC Decoder With Fractional Local Iterations
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2014
|
Application #:
|
13626030
|
Filing Dt:
|
09/25/2012
|
|
Title:
|
PATTERN-DEPENDENT LLR MANIPULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2015
|
Application #:
|
13626255
|
Filing Dt:
|
09/25/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/27/2014
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR GENERATION OF A TIE-BREAKING METRIC IN A LOW-DENSITY PARITY CHECK DATA ENCODING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13627054
|
Filing Dt:
|
09/26/2012
|
|
Title:
|
CIRCUITS AND METHODS FOR EFFICIENT CLOCK AND DATA DELAY CONFIGURATION FOR FASTER TIMING CLOSURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
13628513
|
Filing Dt:
|
09/27/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/27/2014
| | | | |
|
Title:
|
DATA-DEPENDENT EQUALIZER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
13628579
|
Filing Dt:
|
09/27/2012
|
|
Title:
|
BRANCH METRIC COMPUTATION AND NOISE PREDICTIVE CALIBRATION/ADAPTATION FOR OVER-SAMPLED Y SAMPLES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2014
|
Application #:
|
13628616
|
Filing Dt:
|
09/27/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/27/2014
| | | | |
|
Title:
|
CONTENT ADDRESSABLE MEMORY CONTINUOUS ERROR DETECTION WITH INTERLEAVE PARITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2015
|
Application #:
|
13629726
|
Filing Dt:
|
09/28/2012
|
|
Publication #:
|
|
Pub Dt:
|
04/03/2014
| | | | |
|
Title:
|
MODIFIED TARGETED SYMBOL FLIPPING FOR NON-BINARY LDPC CODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
13630788
|
Filing Dt:
|
09/28/2012
|
|
Publication #:
|
|
Pub Dt:
|
04/03/2014
| | | | |
|
Title:
|
SEMICONDUCTOR STRUCTURE WITH WAVEGUIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2015
|
Application #:
|
13631075
|
Filing Dt:
|
09/28/2012
|
|
Publication #:
|
|
Pub Dt:
|
04/03/2014
| | | | |
|
Title:
|
PATTERN-DEPENDENT SHORT MEDIA DEFECT DETECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2015
|
Application #:
|
13632768
|
Filing Dt:
|
10/01/2012
|
|
Publication #:
|
|
Pub Dt:
|
04/11/2013
| | | | |
|
Title:
|
PROGRAMMABLE QUASI-CYCLIC LOW-DENSITY PARITY CHECK (QC LDPC) ENCODER FOR READ CHANNEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13633211
|
Filing Dt:
|
10/02/2012
|
|
Publication #:
|
|
Pub Dt:
|
04/03/2014
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR INTELLIGENT DEEP PACKET BUFFERING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
13633334
|
Filing Dt:
|
10/02/2012
|
|
Publication #:
|
|
Pub Dt:
|
04/03/2014
| | | | |
|
Title:
|
CORE WRAPPING IN THE PRESENCE OF AN EMBEDDED WRAPPED CORE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
13644181
|
Filing Dt:
|
10/03/2012
|
|
Publication #:
|
|
Pub Dt:
|
04/03/2014
| | | | |
|
Title:
|
LAYERED DECODER ENHANCEMENT FOR RETAINED SECTOR REPROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13644542
|
Filing Dt:
|
10/04/2012
|
|
Publication #:
|
|
Pub Dt:
|
04/10/2014
| | | | |
|
Title:
|
Systems and Methods for Parallel Retry Processing During Iterative Data Processing
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
13644589
|
Filing Dt:
|
10/04/2012
|
|
Publication #:
|
|
Pub Dt:
|
04/10/2014
| | | | |
|
Title:
|
Systems and Methods for Modified Quality Based Priority Scheduling During Iterative Data Processing
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13645600
|
Filing Dt:
|
10/05/2012
|
|
Publication #:
|
|
Pub Dt:
|
04/10/2014
| | | | |
|
Title:
|
CLOCK CONTROL FOR REDUCING TIMING EXCEPTIONS IN SCAN TESTING OF AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2015
|
Application #:
|
13645838
|
Filing Dt:
|
10/05/2012
|
|
Publication #:
|
|
Pub Dt:
|
04/10/2014
| | | | |
|
Title:
|
Low Density Parity Check Layer Decoder For Codes With Overlapped Circulants
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13645873
|
Filing Dt:
|
10/05/2012
|
|
Publication #:
|
|
Pub Dt:
|
04/10/2014
| | | | |
|
Title:
|
CIRCUITS AND METHODS FOR FUNCTIONAL TESTING OF INTEGRATED CIRCUIT CHIPS
|
|
