skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:035884/0410   Pages: 152
Recorded: 06/10/2015
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 20
1
Patent #:
Issue Dt:
09/22/2015
Application #:
13917141
Filing Dt:
06/13/2013
Publication #:
Pub Dt:
12/18/2014
Title:
Screening for Reference Cells in a Memory
2
Patent #:
Issue Dt:
11/03/2015
Application #:
13942018
Filing Dt:
07/15/2013
Publication #:
Pub Dt:
03/20/2014
Title:
ADJUSTING APPARATUS AND ADJUSTMENT METHOD
3
Patent #:
Issue Dt:
11/03/2015
Application #:
14048076
Filing Dt:
10/08/2013
Publication #:
Pub Dt:
04/09/2015
Title:
METHODS CIRCUITS APPARATUSES AND SYSTEMS FOR PROVIDING CURRENT TO A NON-VOLATILE MEMORY ARRAY AND NON-VOLATILE MEMORY DEVICES PRODUCED ACCORDINGLY
4
Patent #:
NONE
Issue Dt:
Application #:
14048527
Filing Dt:
10/08/2013
Publication #:
Pub Dt:
04/09/2015
Title:
MULTI-LAYERED DEVICE ISOLATION STRUCTURE WITHIN A SUBSTRATE OF AN INTEGRATED CIRCUIT
5
Patent #:
Issue Dt:
09/06/2016
Application #:
14048863
Filing Dt:
10/08/2013
Publication #:
Pub Dt:
04/09/2015
Title:
SELF-ALIGNED TRENCH ISOLATION IN INTEGRATED CIRCUITS
6
Patent #:
Issue Dt:
10/11/2016
Application #:
14051828
Filing Dt:
10/11/2013
Publication #:
Pub Dt:
04/16/2015
Title:
SPACER FORMATION WITH STRAIGHT SIDEWALL
7
Patent #:
Issue Dt:
08/15/2017
Application #:
14051859
Filing Dt:
10/11/2013
Publication #:
Pub Dt:
04/16/2015
Title:
ION IMPLANTATION-ASSISTED ETCH-BACK PROCESS FOR IMPROVING SPACER SHAPE AND SPACER WIDTH CONTROL
8
Patent #:
Issue Dt:
09/27/2016
Application #:
14054265
Filing Dt:
10/15/2013
Publication #:
Pub Dt:
04/16/2015
Title:
METHOD FOR PROVIDING READ DATA FLOW CONTROL OR ERROR REPORTING USING A READ DATA STROBE
9
Patent #:
Issue Dt:
07/02/2019
Application #:
14054312
Filing Dt:
10/15/2013
Publication #:
Pub Dt:
04/16/2015
Title:
MANAGED-NAND WITH EMBEDDED RANDOM-ACCESS NON-VOLATILE MEMORY
10
Patent #:
Issue Dt:
08/30/2016
Application #:
14054880
Filing Dt:
10/16/2013
Publication #:
Pub Dt:
04/16/2015
Title:
MEMORY PROGRAM UPON SYSTEM FAILURE
11
Patent #:
Issue Dt:
11/14/2017
Application #:
14054884
Filing Dt:
10/16/2013
Publication #:
Pub Dt:
04/16/2015
Title:
HIDDEN MARKOV MODEL PROCESSING ENGINE
12
Patent #:
Issue Dt:
08/15/2017
Application #:
14056547
Filing Dt:
10/17/2013
Publication #:
Pub Dt:
04/23/2015
Title:
MULTIPLE PHASE-SHIFT PHOTOMASK AND SEMICONDUCTOR MANUFACTURING METHOD
13
Patent #:
Issue Dt:
11/29/2016
Application #:
14056577
Filing Dt:
10/17/2013
Publication #:
Pub Dt:
04/23/2015
Title:
THREE-DIMENSIONAL CHARGE TRAPPING NAND CELL WITH DISCRETE CHARGE TRAPPING FILM
14
Patent #:
Issue Dt:
11/29/2016
Application #:
14068652
Filing Dt:
10/31/2013
Publication #:
Pub Dt:
03/13/2014
Title:
EXECUTION HISTORY TRACING METHOD
15
Patent #:
Issue Dt:
04/26/2016
Application #:
14069979
Filing Dt:
11/01/2013
Publication #:
Pub Dt:
02/27/2014
Title:
POWER SUPPLY DEVICE, CONTROL CIRCUIT, ELECTRONIC DEVICE AND CONTROL METHOD FOR POWER SUPPLY
16
Patent #:
Issue Dt:
01/03/2017
Application #:
14073031
Filing Dt:
11/06/2013
Publication #:
Pub Dt:
05/07/2015
Title:
METHODS, CIRCUITS, SYSTEMS AND COMPUTER EXECUTABLE INSTRUCTION SETS FOR PROVIDING ERROR CORRECTION OF STORED DATA AND DATA STORAGE DEVICES UTILIZING SAME
17
Patent #:
Issue Dt:
03/31/2015
Application #:
14073914
Filing Dt:
11/07/2013
Title:
METHODS CIRCUITS APPARATUSES AND SYSTEMS FOR SENSING A LOGICAL STATE OF A NON-VOLATILE MEMORY CELL AND NON-VOLATILE MEMORY DEVICES PRODUCED ACCORDINGLY
18
Patent #:
NONE
Issue Dt:
Application #:
14076706
Filing Dt:
11/11/2013
Publication #:
Pub Dt:
03/06/2014
Title:
Multi-Chip Module and Method of Manufacture
19
Patent #:
Issue Dt:
02/09/2016
Application #:
14080844
Filing Dt:
11/15/2013
Publication #:
Pub Dt:
03/13/2014
Title:
SEMICONDUCTOR INTEGRATED CIRCUIT, OPERATING METHOD OF SEMICONDUCTOR INTEGRATED CIRCUIT, AND DEBUG SYSTEM
20
Patent #:
Issue Dt:
12/19/2017
Application #:
14089048
Filing Dt:
11/25/2013
Publication #:
Pub Dt:
03/27/2014
Title:
Voltage Adjustment Circuit and Display Device Driving Circuit
Assignor
1
Exec Dt:
06/01/2015
Assignee
1
198 CHAMPION COURT
SAN JOSE, CALIFORNIA 95134
Correspondence name and address
CYPRESS SEMICONDUCTOR CORPORATION
198 CHAMPION COURT
SAN JOSE, CA 95134

Search Results as of: 06/01/2024 04:57 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT