|
Total properties:
73
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2005
|
Application #:
|
09326503
|
Filing Dt:
|
06/04/1999
|
|
Title:
|
DISPLAY MODULE DRIVING SYSTEM AND DIGITAL TO ANALOG CONVERTER FOR DRIVING DISPLAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
09392229
|
Filing Dt:
|
09/08/1999
|
|
Title:
|
BI-DIRECTIONAL DATA TRANSFER USING THE VIDEO BLANKING PERIOD IN A DIGITAL DATA STREAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2001
|
Application #:
|
09393234
|
Filing Dt:
|
09/09/1999
|
|
Title:
|
BI-DIRECTIONAL DATA TRANSFER USING TWO PAIR OF DIFFERENTIAL LINES AS A SINGLE ADDITIONAL DIFFERENTIAL PAIR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
09393849
|
Filing Dt:
|
09/09/1999
|
|
Title:
|
METHOD AND APPARATUS FOR BIDIRECTIONAL DATA TRANSFER BETWEEN A DIGITAL DISPLAY AND A COMPUTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09574571
|
Filing Dt:
|
05/17/2000
|
|
Title:
|
Wide frequency-range delay-locked loop circuit
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
09759624
|
Filing Dt:
|
01/12/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/18/2001
| | | | |
|
Title:
|
BAUD-RATE TIMING RECOVERY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09805588
|
Filing Dt:
|
03/12/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/17/2002
| | | | |
|
Title:
|
METHODS AND APPARATUS FOR VARIABLE LENGTH SDRAM TRANSFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2005
|
Application #:
|
09881271
|
Filing Dt:
|
06/14/2001
|
|
Title:
|
METHODS AND SYSTEMS FOR SENDING SIDE-CHANNEL DATA DURING DATA INACTIVE PERIOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2005
|
Application #:
|
09922990
|
Filing Dt:
|
08/03/2001
|
|
Publication #:
|
|
Pub Dt:
|
04/25/2002
| | | | |
|
Title:
|
DIGITAL DISPLAY JITTER CORRECTION APPARATUS AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09947008
|
Filing Dt:
|
09/04/2001
|
|
Publication #:
|
|
Pub Dt:
|
04/18/2002
| | | | |
|
Title:
|
BI-DIRECTIONAL DATA TRANSFER USING TWO PAIR OF DIFFERENTIAL LINES AS A SINGLE ADDITIONAL DIFFERENTIAL PAIR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
09954291
|
Filing Dt:
|
09/12/2001
|
|
Title:
|
METHOD AND APPARATUS FOR SYNCHRONIZING AUXILIARY DATA AND VIDEO DATA TRANSMITTED OVER A TMDS-LIKE LINK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
09989580
|
Filing Dt:
|
11/20/2001
|
|
Title:
|
BIDIRECTIONAL BRIDGE CIRCUIT HAVING HIGH COMMON MODE REJECTION AND HIGH INPUT SENSITIVITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2004
|
Application #:
|
09989587
|
Filing Dt:
|
11/20/2001
|
|
Title:
|
MULTI-PHASE VOLTAGE CONTROLLED OSCILLATOR (VCO) WITH COMMON MODE CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
10035911
|
Filing Dt:
|
11/07/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/08/2004
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR NESTING OF COMMUNICATIONS PACKETS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
10090209
|
Filing Dt:
|
03/04/2002
|
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
|
Title:
|
VARIABLE GRAIN ARCHITECTURE FOR FPGA INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
10357750
|
Filing Dt:
|
02/04/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/29/2004
| | | | |
|
Title:
|
METHOD AND CIRCUIT FOR GENERATING TIME STAMP DATA FROM AN EMBEDDED-CLOCK AUDIO DATA STREAM AND A VIDEO CLOCK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
10371220
|
Filing Dt:
|
02/19/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/19/2004
| | | | |
|
Title:
|
DATA SYNCHRONIZATION ACROSS AN ASYNCHRONOUS BOUNDARY USING, FOR EXAMPLE, MULTI-PHASE CLOCKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
10459989
|
Filing Dt:
|
06/12/2003
|
|
Title:
|
METHOD AND SYSTEM FOR ENCAPSULATION OF MULTIPLE LEVELS OF COMMUNICATION PROTOCOL FUNCTIONALITY WITHIN LINE CODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
10642259
|
Filing Dt:
|
08/15/2003
|
|
Title:
|
DATA SAMPLING METHOD AND APPARATUS WITH ALTERNATING EDGE SAMPLING PHASE DETECTION FOR LOOP CHARACTERISTIC STABILIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
10651500
|
Filing Dt:
|
08/29/2003
|
|
Title:
|
CMOS TRANSCEIVER WITH DUAL CURRENT PATH VCO
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2007
|
Application #:
|
10781405
|
Filing Dt:
|
02/18/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
|
Title:
|
CABLE WITH CIRCUITRY FOR ASSERTING STORED CABLE DATA OR OTHER INFORMATION TO AN EXTERNAL DEVICE OR USER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11123353
|
Filing Dt:
|
05/06/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
|
Title:
|
APPARATUS FOR REMOVABLY SECURING STORAGE COMPONENTS IN AN ENCLOSURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2009
|
Application #:
|
11166458
|
Filing Dt:
|
06/24/2005
|
|
Publication #:
|
|
Pub Dt:
|
01/11/2007
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR TRANSMITING N-BIT VIDEO DATA OVER A SERIAL LINK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11206282
|
Filing Dt:
|
08/17/2005
|
|
Title:
|
ZERO-POWER PROGRAMMABLE MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
11219323
|
Filing Dt:
|
09/01/2005
|
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
|
Title:
|
DIGITAL DISPLAY JITTER CORRECTION APPARATUS AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2009
|
Application #:
|
11441669
|
Filing Dt:
|
05/25/2006
|
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
|
Title:
|
BI-DIRECTIONAL BRIDGE CIRCUIT HAVING HIGH COMMON MODE REJECTION AND HIGH INPUT SENSITIVITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
11476457
|
Filing Dt:
|
06/27/2006
|
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
|
Title:
|
SCAN-BASED TESTING OF DEVICES IMPLEMENTING A TEST CLOCK CONTROL STRUCTURE ("TCCS")
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11477049
|
Filing Dt:
|
06/27/2006
|
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
|
Title:
|
TEST CLOCK CONTROL STRUCTURES TO GENERATE CONFIGURABLE TEST CLOCKS FOR SCAN-BASED TESTING OF ELECTRONIC CIRCUITS USING PROGRAMMABLE TEST CLOCK CONTROLLERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11488515
|
Filing Dt:
|
07/17/2006
|
|
Publication #:
|
|
Pub Dt:
|
01/11/2007
| | | | |
|
Title:
|
AUXILIARY DATA TRANSMITTED WITHIN A DISPLAY'S SERIALIZED DATA STREAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2008
|
Application #:
|
11592792
|
Filing Dt:
|
11/03/2006
|
|
Publication #:
|
|
Pub Dt:
|
05/29/2008
| | | | |
|
Title:
|
DETERMINING OVERSAMPLED DATA TO BE INCLUDED IN UNIT INTERVALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
11683608
|
Filing Dt:
|
03/08/2007
|
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
|
Title:
|
CIRCUITRY TO PREVENT PEAK POWER PROBLEMS DURING SCAN SHIFT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11848758
|
Filing Dt:
|
08/31/2007
|
|
Publication #:
|
|
Pub Dt:
|
01/24/2008
| | | | |
|
Title:
|
CABLE WITH CIRCUITRY FOR ASSERTING STORED CABLE DATA OR OTHER INFORMATION TO AN EXTERNAL DEVICE OR USER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
11856640
|
Filing Dt:
|
09/17/2007
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
|
Title:
|
PARAMETER SCANNING FOR SIGNAL OVER-SAMPLING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
11865621
|
Filing Dt:
|
10/01/2007
|
|
Publication #:
|
|
Pub Dt:
|
10/09/2008
| | | | |
|
Title:
|
ADAPTIVE EQUALIZER FOR USE WITH CLOCK AND DATA RECOVERY CIRCUIT OF SERIAL COMMUNICATION LINK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2012
|
Application #:
|
11969847
|
Filing Dt:
|
01/04/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
|
Title:
|
METHOD, APPARATUS AND SYSTEM FOR GENERATING AND FACILITATING MOBILE HIGH-DEFINITION MULTIMEDIA INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2010
|
Application #:
|
11969852
|
Filing Dt:
|
01/04/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
|
Title:
|
CONTROL BUS FOR CONNECTION OF ELECTRONIC DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2011
|
Application #:
|
11969865
|
Filing Dt:
|
01/04/2008
|
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
|
Title:
|
DISCOVERY OF ELECTRONIC DEVICES UTILIZING A CONTROL BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
12075906
|
Filing Dt:
|
03/14/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/17/2009
| | | | |
|
Title:
|
METHOD, APPARATUS, AND SYSTEM FOR EMPLOYING AN ENHANCED PORT MULTIPLIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12075954
|
Filing Dt:
|
03/14/2008
|
|
Publication #:
|
|
Pub Dt:
|
09/17/2009
| | | | |
|
Title:
|
METHOD, APPARATUS, AND SYSTEM FOR PORT MULTIPLIER ENHANCEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
12147248
|
Filing Dt:
|
06/26/2008
|
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
|
Title:
|
OPERATION OF MEDIA INTERFACE TO PROVIDE BIDIRECTIONAL COMMUNICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
12222745
|
Filing Dt:
|
08/15/2008
|
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
|
Title:
|
PASSIVE EQUALIZER WITH NEGATIVE IMPEDANCE TO INCREASE A GAIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2011
|
Application #:
|
12260970
|
Filing Dt:
|
10/29/2008
|
|
Publication #:
|
|
Pub Dt:
|
04/29/2010
| | | | |
|
Title:
|
METHOD, APPARATUS, AND SYSTEM FOR AUTOMATIC DATA ALIGNER FOR MULTIPLE SERIAL RECEIVERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
12497391
|
Filing Dt:
|
07/02/2009
|
|
Publication #:
|
|
Pub Dt:
|
01/06/2011
| | | | |
|
Title:
|
COMPUTER MEMORY TEST STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
12501637
|
Filing Dt:
|
07/13/2009
|
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR TRANSMITTING OR RECEIVING N-BIT VIDEO DATA OVER A SERIAL LINK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12573847
|
Filing Dt:
|
10/05/2009
|
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
|
Title:
|
BI-DIRECTIONAL BRIDGE CIRCUIT HAVING HIGH COMMON MODE REJECTION AND HIGH INPUT SENSITIVITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
12577707
|
Filing Dt:
|
10/12/2009
|
|
Publication #:
|
|
Pub Dt:
|
04/22/2010
| | | | |
|
Title:
|
DISCOVERY OF CONNECTIONS UTILIZING A CONTROL BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12606096
|
Filing Dt:
|
10/26/2009
|
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
|
Title:
|
TRANSMISSION OF ALTERNATIVE CONTENT OVER STANDARD DEVICE CONNECTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2013
|
Application #:
|
12683365
|
Filing Dt:
|
01/06/2010
|
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
|
Title:
|
MULTI-SITE TESTING OF COMPUTER MEMORY DEVICES AND SERIAL IO PORTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2015
|
Application #:
|
12778882
|
Filing Dt:
|
05/12/2010
|
|
Publication #:
|
|
Pub Dt:
|
11/17/2011
| | | | |
|
Title:
|
MULTI-LEVEL PORT EXPANSION FOR PORT MULTIPLIERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
12898528
|
Filing Dt:
|
10/05/2010
|
|
Publication #:
|
|
Pub Dt:
|
04/05/2012
| | | | |
|
Title:
|
TESTING OF HIGH-SPEED INPUT-OUTPUT DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
12979995
|
Filing Dt:
|
12/28/2010
|
|
Publication #:
|
|
Pub Dt:
|
06/28/2012
| | | | |
|
Title:
|
MECHANISM FOR FACILITATING A CONFIGURABLE PORT-TYPE PERIPHERAL COMPONENT INTERCONNECT EXPRESS/SERIAL ADVANCED TECHNOLOGY ATTACHMENT HOST CONTROLLER ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13083399
|
Filing Dt:
|
04/08/2011
|
|
Publication #:
|
|
Pub Dt:
|
10/11/2012
| | | | |
|
Title:
|
ADJUSTMENT OF CLOCK SIGNALS REGENERATED FROM A DATA STREAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13172742
|
Filing Dt:
|
06/29/2011
|
|
Publication #:
|
|
Pub Dt:
|
01/05/2012
| | | | |
|
Title:
|
DETECTION OF CABLE CONNECTIONS FOR ELECTRONIC DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
13172745
|
Filing Dt:
|
06/29/2011
|
|
Publication #:
|
|
Pub Dt:
|
01/05/2012
| | | | |
|
Title:
|
DETECTION OF CABLE CONNECTIONS FOR ELECTRONIC DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
13217138
|
Filing Dt:
|
08/24/2011
|
|
Publication #:
|
|
Pub Dt:
|
07/26/2012
| | | | |
|
Title:
|
CONVERSION AND PROCESSING OF DEEP COLOR VIDEO IN A SINGLE CLOCK DOMAIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2014
|
Application #:
|
13779372
|
Filing Dt:
|
02/27/2013
|
|
Publication #:
|
|
Pub Dt:
|
08/28/2014
| | | | |
|
Title:
|
INTEGRATED CONNECTOR/FLEX CABLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
14035795
|
Filing Dt:
|
09/24/2013
|
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
|
Title:
|
MULTI-SITE TESTING OF COMPUTER MEMORY DEVICES AND SERIAL IO PORTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2014
|
Application #:
|
14145751
|
Filing Dt:
|
12/31/2013
|
|
Publication #:
|
|
Pub Dt:
|
04/24/2014
| | | | |
|
Title:
|
COMPUTER MEMORY TEST STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2017
|
Application #:
|
14181446
|
Filing Dt:
|
02/14/2014
|
|
Publication #:
|
|
Pub Dt:
|
06/12/2014
| | | | |
|
Title:
|
Power Delivery Over Digital Interaction Interface for Video and Audio (DiiVA)
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2016
|
Application #:
|
14322753
|
Filing Dt:
|
07/02/2014
|
|
Publication #:
|
|
Pub Dt:
|
01/22/2015
| | | | |
|
Title:
|
Cable with Circuitry for Communicating Performance Information
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2016
|
Application #:
|
14423681
|
Filing Dt:
|
02/24/2015
|
|
Publication #:
|
|
Pub Dt:
|
09/01/2016
| | | | |
|
Title:
|
Successive Approximation Register-based Analog-to-Digital Converter with Increased Time Frame for Digital-to-Analog Capacitor Settling
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2017
|
Application #:
|
14440589
|
Filing Dt:
|
05/04/2015
|
|
Publication #:
|
|
Pub Dt:
|
08/25/2016
| | | | |
|
Title:
|
CALIBRATION FOR ECHO CANCELLATION IN A FULL DUPLEX COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2016
|
Application #:
|
14636052
|
Filing Dt:
|
03/02/2015
|
|
Publication #:
|
|
Pub Dt:
|
09/10/2015
| | | | |
|
Title:
|
MULTIMEDIA LINK HAVING A PLUG AND A RECEPTACLE WITH A POWER LINE CONFIGURED AS A SIGNAL RETURN PATH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2017
|
Application #:
|
14651203
|
Filing Dt:
|
06/10/2015
|
|
Publication #:
|
|
Pub Dt:
|
09/29/2016
| | | | |
|
Title:
|
Enhanced Echo Cancellation in Full-Duplex Communication
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2017
|
Application #:
|
14677806
|
Filing Dt:
|
04/02/2015
|
|
Publication #:
|
|
Pub Dt:
|
10/08/2015
| | | | |
|
Title:
|
DETECTING THE ORIENTATION OF A MULTIMEDIA LINK CONNECTED TO A DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
14824717
|
Filing Dt:
|
08/12/2015
|
|
Title:
|
REVERSIBLE RECEPTACLE CONNECTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
15010166
|
Filing Dt:
|
01/29/2016
|
|
Publication #:
|
|
Pub Dt:
|
05/26/2016
| | | | |
|
Title:
|
CABLE WITH CIRCUITRY FOR COMMUNICATING PERFORMANCE INFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2019
|
Application #:
|
15114394
|
Filing Dt:
|
07/26/2016
|
|
Publication #:
|
|
Pub Dt:
|
05/25/2017
| | | | |
|
Title:
|
Replica Cascode Bias Voltage-Controlled Oscillators
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2018
|
Application #:
|
15255915
|
Filing Dt:
|
09/02/2016
|
|
Publication #:
|
|
Pub Dt:
|
03/08/2018
| | | | |
|
Title:
|
TRANSMITTER CIRCUIT HARVESTING POWER FROM POWER SUPPLY OF A RECEIVER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2018
|
Application #:
|
15358748
|
Filing Dt:
|
11/22/2016
|
|
Publication #:
|
|
Pub Dt:
|
06/15/2017
| | | | |
|
Title:
|
Methods and Devices for Data Demodulation
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2020
|
Application #:
|
15487847
|
Filing Dt:
|
04/14/2017
|
|
Publication #:
|
|
Pub Dt:
|
10/19/2017
| | | | |
|
Title:
|
LINE DRIVER APPARATUS WITH COMBINED FEED-THROUGH CAPACITANCE AND FEED-FORWARD EQUALIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2018
|
Application #:
|
15582371
|
Filing Dt:
|
04/28/2017
|
|
Publication #:
|
|
Pub Dt:
|
08/17/2017
| | | | |
|
Title:
|
Calibration for Echo Cancellation in a Full Duplex Communication System
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
15682478
|
Filing Dt:
|
08/21/2017
|
|
Publication #:
|
|
Pub Dt:
|
11/30/2017
| | | | |
|
Title:
|
OPTICAL CONNECTORS AND RELATED MANUFACTURING TECHNIQUES
|
|
