Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 009718/0485 | |
| Pages: | 3 |
| | Recorded: | 01/14/1999 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09079769
|
Filing Dt:
|
05/15/1998
|
Title:
|
METHOD FOR REDUCING BLOCKING ARTIFACTS IN DIGITAL IMAGES
|
|
Assignee
|
|
|
P. O. BOX 956 |
200 N. SEPULVEDA BLVD. |
EL SEGUNDO, CALIFORNIA 90245 |
|
Correspondence name and address
|
|
HUGHES ELECTRONICS CORPORATION
|
|
VIJAYALAKSHMI D. DURAISWAMY
|
|
200 N. SEPULVEDA BLVD.
|
|
P.O. BOX 956, BLDG. 001, M/S A109
|
|
EL SEGUNDO, CA 90245-0956
|
Search Results as of:
05/22/2024 10:52 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|