|
|
Patent #:
|
|
Issue Dt:
|
12/20/2005
|
Application #:
|
10675195
|
Filing Dt:
|
09/30/2003
|
Publication #:
|
|
Pub Dt:
|
04/01/2004
| | | | |
Title:
|
LOW-LOSS PRINTED CIRCUIT BOARD ANTENNA STRUCTURE AND METHOD OF MANUFACTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
10675413
|
Filing Dt:
|
09/30/2003
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
Title:
|
MEDIA EXCHANGE NETWORK SUPPORTING REMOTE PERIPHERAL ACCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
10675555
|
Filing Dt:
|
09/30/2003
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR USING COBALT SILICIDED POLYCRYSTALLINE SILICON FOR A ONE TIME PROGRAMMABLE NON-VOLATILE SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2007
|
Application #:
|
10675803
|
Filing Dt:
|
09/30/2003
|
Publication #:
|
|
Pub Dt:
|
11/18/2004
| | | | |
Title:
|
WIRELESS HUMAN INTERFACE DEVICE HOST INTERFACE SUPPORTING BOTH BIOS AND OS INTERFACE OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10676560
|
Filing Dt:
|
09/30/2003
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
DETECTION OF RECORDED DATA EMPLOYING INTERPOLATION WITH GAIN COMPENSATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2004
|
Application #:
|
10678245
|
Filing Dt:
|
10/03/2003
|
Title:
|
METHOD OF FORMING METAL FUSES IN CMOS PROCESSES WITH COPPER INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
10678495
|
Filing Dt:
|
10/03/2003
|
Publication #:
|
|
Pub Dt:
|
04/07/2005
| | | | |
Title:
|
INTEGRATED CIRCUIT INCORPORATING FLIP CHIP AND WIRE BONDING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2007
|
Application #:
|
10678980
|
Filing Dt:
|
10/03/2003
|
Publication #:
|
|
Pub Dt:
|
04/21/2005
| | | | |
Title:
|
INTEGRATED CIRCUIT WITH COPPER INTERCONNECT AND TOP LEVEL BONDING/INTERCONNECT LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2004
|
Application #:
|
10679067
|
Filing Dt:
|
10/02/2003
|
Title:
|
CONTENT ADDRESSABLE MEMORY HAVING DYNAMIC MATCH RESOLUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
10679095
|
Filing Dt:
|
10/03/2003
|
Publication #:
|
|
Pub Dt:
|
03/24/2005
| | | | |
Title:
|
POWER CONDITIONING MECHANISM USING AN EXTERNAL CARD ADAPTER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2006
|
Application #:
|
10679269
|
Filing Dt:
|
10/07/2003
|
Publication #:
|
|
Pub Dt:
|
04/08/2004
| | | | |
Title:
|
LOW VOLTAGE INPUT CURRENT MIRROR CIRCUIT AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
10679547
|
Filing Dt:
|
10/06/2003
|
Publication #:
|
|
Pub Dt:
|
04/08/2004
| | | | |
Title:
|
VERY SMALL SWING HIGH PERFORMANCE ASYNCHRONOUS CMOS STATIC MEMORY (MULTI-PORT REGISTER FILE) WITH POWER REDUCING COLUMN MULTIPLEXING SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2004
|
Application #:
|
10679839
|
Filing Dt:
|
10/06/2003
|
Publication #:
|
|
Pub Dt:
|
04/08/2004
| | | | |
Title:
|
HIGH NOISE REJECTION VOLTAGE-CONTROLLED RING OSCILLATOR ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2005
|
Application #:
|
10679928
|
Filing Dt:
|
10/06/2003
|
Publication #:
|
|
Pub Dt:
|
04/08/2004
| | | | |
Title:
|
APPARATUS FOR RANDOM ACCESS MEMORY ARRAY SELF-REPAIR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
10680642
|
Filing Dt:
|
10/06/2003
|
Publication #:
|
|
Pub Dt:
|
04/07/2005
| | | | |
Title:
|
SYSTEM AND METHOD FOR CHECKSUM OFFLOADING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
10681417
|
Filing Dt:
|
10/08/2003
|
Publication #:
|
|
Pub Dt:
|
04/15/2004
| | | | |
Title:
|
MULTI-PAIR GIGABIT ETHERNET TRANSCEIVER HAVING DECISION FEEDBACK
EQUALIZER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
10681444
|
Filing Dt:
|
10/08/2003
|
Publication #:
|
|
Pub Dt:
|
05/13/2004
| | | | |
Title:
|
Multi-pair gigabit ethernet transceiver having adaptive disabling or circuit elements
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2006
|
Application #:
|
10681525
|
Filing Dt:
|
10/08/2003
|
Title:
|
CONTENT ADDRESSABLE MEMORY WITH LATCHING SENSE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
10681655
|
Filing Dt:
|
10/08/2003
|
Publication #:
|
|
Pub Dt:
|
04/29/2004
| | | | |
Title:
|
CELLULAR CDMA TRANSMISSION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
10681757
|
Filing Dt:
|
10/08/2003
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
Title:
|
HIGH PERFORMANCE RAID MAPPING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2005
|
Application #:
|
10683262
|
Filing Dt:
|
10/14/2003
|
Publication #:
|
|
Pub Dt:
|
04/22/2004
| | | | |
Title:
|
PROGRAMMABLE DIVIDER WITH BUILT-IN PROGRAMMABLE DELAY CHAIN FOR HIGH-SPEED/LOW POWER APPLICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2005
|
Application #:
|
10684614
|
Filing Dt:
|
10/14/2003
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
Title:
|
DESCRIPTOR-BASED LOAD BALANCING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
10684872
|
Filing Dt:
|
10/14/2003
|
Publication #:
|
|
Pub Dt:
|
11/18/2004
| | | | |
Title:
|
PERIPHERAL BUS SWITCH HAVING VIRTUAL PERIPHERAL BUS AND CONFIGURABLE HOST BRIDGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
10684915
|
Filing Dt:
|
10/14/2003
|
Publication #:
|
|
Pub Dt:
|
04/29/2004
| | | | |
Title:
|
CENTRALIZED SWITCHING FABRIC SCHEDULER SUPPORTING SIMULTANEOUS UPDATES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
10685026
|
Filing Dt:
|
10/14/2003
|
Title:
|
ERROR CORRECTING CONTENT ADDRESSABLE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
10685129
|
Filing Dt:
|
10/14/2003
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
Title:
|
FRAGMENT STORAGE FOR DATA ALIGNMENT AND MERGER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
10685376
|
Filing Dt:
|
10/14/2003
|
Publication #:
|
|
Pub Dt:
|
04/22/2004
| | | | |
Title:
|
SWITCH OPERATION SCHEDULING MECHANISM WITH CONCURRENT CONNECTION AND QUEUE SCHEDULING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
10688023
|
Filing Dt:
|
10/16/2003
|
Title:
|
INTEGRATED NAND AND NOR-TYPE FLASH MEMORY DEVICE AND METHOD OF USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
10688600
|
Filing Dt:
|
10/17/2003
|
Publication #:
|
|
Pub Dt:
|
04/21/2005
| | | | |
Title:
|
TUNNEL-JUNCTION STRUCTURE INCORPORATING N-TYPE LAYER COMPRISING NITROGEN AND A GROUP VI DOPANT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10690938
|
Filing Dt:
|
10/22/2003
|
Publication #:
|
|
Pub Dt:
|
05/06/2004
| | | | |
Title:
|
INTEGRATED CIRCUIT AND METHOD OF MANUFACTURING AN INTEGRATED CIRCUIT AND PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2006
|
Application #:
|
10691026
|
Filing Dt:
|
10/21/2003
|
Publication #:
|
|
Pub Dt:
|
04/21/2005
| | | | |
Title:
|
PHOTONIC CRYSTAL LIGHT EMITTING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2006
|
Application #:
|
10691078
|
Filing Dt:
|
10/21/2003
|
Publication #:
|
|
Pub Dt:
|
04/29/2004
| | | | |
Title:
|
TURBO DECODING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2004
|
Application #:
|
10692001
|
Filing Dt:
|
10/24/2003
|
Publication #:
|
|
Pub Dt:
|
05/13/2004
| | | | |
Title:
|
APPARATUS AND METHOD FOR REDUCING PHASE NOISE IN OSCILLATOR CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2006
|
Application #:
|
10692091
|
Filing Dt:
|
10/23/2003
|
Title:
|
MEMORY MODULE HAVING MIRRORED PLACEMENT OF DRAM INTEGRATED CIRCUITS UPON A FOUR-LAYER PRINTED CIRCUIT BOARD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2005
|
Application #:
|
10692230
|
Filing Dt:
|
10/23/2003
|
Publication #:
|
|
Pub Dt:
|
05/06/2004
| | | | |
Title:
|
SYNCHRONOUS CONTROLLED, SELF-TIMED LOCAL SRAM BLOCK
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
10692879
|
Filing Dt:
|
10/23/2003
|
Publication #:
|
|
Pub Dt:
|
04/28/2005
| | | | |
Title:
|
PEN MOUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2005
|
Application #:
|
10694188
|
Filing Dt:
|
10/28/2003
|
Publication #:
|
|
Pub Dt:
|
04/28/2005
| | | | |
Title:
|
METHODS AND SYSTEMS FOR BATTERY CHARGING CONTROL BASED ON CMOS TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2006
|
Application #:
|
10694788
|
Filing Dt:
|
10/29/2003
|
Publication #:
|
|
Pub Dt:
|
05/06/2004
| | | | |
Title:
|
MULTI-RATE, MULTI-PORT, GIGABIT SERDES TRANSCEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
10694996
|
Filing Dt:
|
10/29/2003
|
Publication #:
|
|
Pub Dt:
|
05/06/2004
| | | | |
Title:
|
Memory access system
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2004
|
Application #:
|
10695091
|
Filing Dt:
|
10/28/2003
|
Publication #:
|
|
Pub Dt:
|
05/06/2004
| | | | |
Title:
|
GIGABIT ETHERNET TRANSCEIVER WITH ANALOG FRONT END
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2004
|
Application #:
|
10695099
|
Filing Dt:
|
10/28/2003
|
Publication #:
|
|
Pub Dt:
|
05/06/2004
| | | | |
Title:
|
GIGABIT ETHERNET TRANSCEIVER WITH ANALOG FRONT END
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10695102
|
Filing Dt:
|
10/28/2003
|
Publication #:
|
|
Pub Dt:
|
05/06/2004
| | | | |
Title:
|
GIGABIT ETHERNET TRANSCEIVER WITH ANALOG FRONT END
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10695313
|
Filing Dt:
|
10/28/2003
|
Publication #:
|
|
Pub Dt:
|
06/10/2004
| | | | |
Title:
|
GIGABIT ETHERNET TRANSCEIVER WITH ANALOG FRONT END
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2004
|
Application #:
|
10695746
|
Filing Dt:
|
10/30/2003
|
Publication #:
|
|
Pub Dt:
|
05/13/2004
| | | | |
Title:
|
LINE-DRIVER WITH POWER DOWN LOOPBACK PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
10696247
|
Filing Dt:
|
10/28/2003
|
Publication #:
|
|
Pub Dt:
|
04/28/2005
| | | | |
Title:
|
REFLECTIVE IMAGING ENCODER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
10696356
|
Filing Dt:
|
10/30/2003
|
Publication #:
|
|
Pub Dt:
|
09/02/2004
| | | | |
Title:
|
AUTOMATIC PROGRAMMING TIME SELECTION FOR ONE TIME PROGRAMMABLE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10696852
|
Filing Dt:
|
10/30/2003
|
Publication #:
|
|
Pub Dt:
|
11/11/2004
| | | | |
Title:
|
DUAL-BAND ANTENNA FOR A WIRELESS LOCAL AREA NETWORK DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
10697670
|
Filing Dt:
|
10/29/2003
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
Title:
|
HIGH QUALITY AUDIO CONFERENCING WITH ADAPTIVE BEAMFORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2006
|
Application #:
|
10699289
|
Filing Dt:
|
10/30/2003
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
Title:
|
STACKED BULK ACOUSTIC RESONATOR BAND-PASS FILTER WITH CONTROLLABLE PASS BANDWIDTH
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2005
|
Application #:
|
10699481
|
Filing Dt:
|
10/30/2003
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
Title:
|
THIN-FILM ACOUSTICALLY-COUPLED TRANSFORMER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2005
|
Application #:
|
10699932
|
Filing Dt:
|
11/04/2003
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
Title:
|
PROGRAMMABLE DATA STROBE OFFSET WITH DLL FOR DOUBLE DATA RATE (DDR) RAM MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2005
|
Application #:
|
10700443
|
Filing Dt:
|
11/05/2003
|
Publication #:
|
|
Pub Dt:
|
05/13/2004
| | | | |
Title:
|
METHODS AND SYSTEMS FOR SENSING AND COMPENSATING FOR PROCESS, VOLTAGE, TEMPERATURE, AND LOAD VARIATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
10701639
|
Filing Dt:
|
11/05/2003
|
Title:
|
LOW POWER MEMORY CONTROLLER THAT IS ADAPTABLE TO EITHER DOUBLE DATA RATE DRAM OR SINGLE DATA RATE SYNCHRONOUS DRAM CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2006
|
Application #:
|
10702018
|
Filing Dt:
|
11/04/2003
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
Title:
|
POWER AMPLIFIER OUTPUT STAGE WITH MULTIPLE POWER STATES AND IMPROVED EFFICIENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2006
|
Application #:
|
10702402
|
Filing Dt:
|
11/05/2003
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
Title:
|
RFIC DIE-PACKAGE CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10704040
|
Filing Dt:
|
11/07/2003
|
Publication #:
|
|
Pub Dt:
|
05/12/2005
| | | | |
Title:
|
DECENTRALIZED VEHICULAR TRAFFIC STATUS SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2005
|
Application #:
|
10704260
|
Filing Dt:
|
11/07/2003
|
Publication #:
|
|
Pub Dt:
|
07/22/2004
| | | | |
Title:
|
ACOUSTIC REFLECTOR FOR A BAW RESONATOR PROVIDING SPECIFIED REFLECTION OF BOTH SHEAR WAVES AND LONGITUDINAL WAVES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
10704834
|
Filing Dt:
|
11/10/2003
|
Publication #:
|
|
Pub Dt:
|
09/16/2004
| | | | |
Title:
|
DECODING A RECEIVED BCH ENCODED SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2005
|
Application #:
|
10704901
|
Filing Dt:
|
11/12/2003
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
Title:
|
METHODS AND SYSTEMS FOR PROVIDING LOAD-ADAPTIVE OUTPUT CURRENT DRIVE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2005
|
Application #:
|
10704915
|
Filing Dt:
|
11/12/2003
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
Title:
|
COMPACT BALUN WITH REJECTION FILTER FOR 802.11A AND 802.11B SIMULTANEOUS OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
10704954
|
Filing Dt:
|
11/10/2003
|
Publication #:
|
|
Pub Dt:
|
09/09/2004
| | | | |
Title:
|
PARALLEL DECODING OF A BCH ENCODED SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2005
|
Application #:
|
10706218
|
Filing Dt:
|
11/12/2003
|
Publication #:
|
|
Pub Dt:
|
06/03/2004
| | | | |
Title:
|
SYSTEM AND METHOD TO REDUCE NOISE IN A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2005
|
Application #:
|
10712383
|
Filing Dt:
|
11/12/2003
|
Publication #:
|
|
Pub Dt:
|
06/03/2004
| | | | |
Title:
|
SYNCHRONOUS CONTROLLED, SELF-TIMED LOCAL SRAM BLOCK
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2006
|
Application #:
|
10712807
|
Filing Dt:
|
11/13/2003
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR MONITORING THE INTEGRITY OF SATELLITE TRACKING DATA USED BY A REMOTE RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10712809
|
Filing Dt:
|
11/13/2003
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
Title:
|
APPARATUS AND METHOD FOR BLENDING GRAPHICS AND VIDEO SURFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
10713185
|
Filing Dt:
|
11/15/2003
|
Title:
|
LOW POWER CONTENT ADDRESSABLE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
10713400
|
Filing Dt:
|
11/14/2003
|
Publication #:
|
|
Pub Dt:
|
09/02/2004
| | | | |
Title:
|
METHOD, APPARATUS AND SYSTEM FOR HIGH-SPEED TRANSMISSION ON FIBER OPTIC CHANNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10715063
|
Filing Dt:
|
11/17/2003
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
Title:
|
PIPELINE SCSI NEXUS ASSOCIATIVITY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2005
|
Application #:
|
10715311
|
Filing Dt:
|
11/17/2003
|
Publication #:
|
|
Pub Dt:
|
05/27/2004
| | | | |
Title:
|
CIRCUIT FOR LINES WITH MULTIPLE DRIVERS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
10715746
|
Filing Dt:
|
11/17/2003
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR PROVIDING AN INTER INTEGRATED CIRCUIT INTERFACE WITH AN EXPANDED ADDRESS RANGE AND EFFICIENT PRIORITY-BASED DATA THROUGHPUT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2005
|
Application #:
|
10715929
|
Filing Dt:
|
11/18/2003
|
Title:
|
MEMORY CELL ARCHITECTURE FOR REDUCED ROUTING CONGESTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
10716066
|
Filing Dt:
|
11/18/2003
|
Publication #:
|
|
Pub Dt:
|
01/13/2005
| | | | |
Title:
|
SCHEME FOR OPTIMAL SETTINGS FOR DDR INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2004
|
Application #:
|
10716140
|
Filing Dt:
|
11/18/2003
|
Publication #:
|
|
Pub Dt:
|
05/27/2004
| | | | |
Title:
|
CONTENT ADDRESSABLE MEMORY WITH CONFIGURABLE CLASS-BASED STORAGE PARTITION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2005
|
Application #:
|
10716327
|
Filing Dt:
|
11/18/2003
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
Title:
|
PIEZOELECTRIC RESONATOR DEVICE HAVING DETUNING LAYER SEQUENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10717083
|
Filing Dt:
|
11/19/2003
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
Title:
|
CROSS SWITCH SUPPORTING SIMULTANEOUS DATA TRAFFIC IN OPPOSING DIRECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
10717414
|
Filing Dt:
|
11/18/2003
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
Title:
|
TUNABLE TEMPORAL DISPERSION AND COMPENSATED ANGULAR DISPERSION IN OPTICAL SWITCHING SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
10717834
|
Filing Dt:
|
11/20/2003
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
SELF-TUNING VARACTOR SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
10718206
|
Filing Dt:
|
11/20/2003
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
PHASE DETECTOR SYSTEM WITH ASYNCHRONOUS OUTPUT OVERRIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2006
|
Application #:
|
10718207
|
Filing Dt:
|
11/20/2003
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
ALIGNMENT ASSEMBLY AND METHOD FOR AN OPTICS MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10718894
|
Filing Dt:
|
11/21/2003
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
Title:
|
GENERALIZED CONVOLUTIONAL INTERLEAVER/DE-INTERLEAVER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
10718937
|
Filing Dt:
|
11/21/2003
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
SYSTEM FOR IMPROVING PCI WRITE PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
10719099
|
Filing Dt:
|
11/22/2003
|
Title:
|
CONTENT ADDRESSABLE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2005
|
Application #:
|
10721843
|
Filing Dt:
|
11/25/2003
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
PROGRAMMABLE PHASE-LOCKED LOOP
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10723574
|
Filing Dt:
|
11/26/2003
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
Title:
|
LDPC (LOW DENSITY PARITY CHECK) CODED MODULATION HYBRID DECODING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2007
|
Application #:
|
10725696
|
Filing Dt:
|
12/01/2003
|
Publication #:
|
|
Pub Dt:
|
06/02/2005
| | | | |
Title:
|
ENCODER UTILIZING A REFLECTIVE CYLINDRICAL SURFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2006
|
Application #:
|
10727422
|
Filing Dt:
|
12/04/2003
|
Publication #:
|
|
Pub Dt:
|
06/10/2004
| | | | |
Title:
|
ON-CHIP MULTIPLE TAP TRANSFORMER AND INDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
10727476
|
Filing Dt:
|
12/04/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR VIDEO AND IMAGE DEINTERLACING AND FORMAT CONVERSION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10728574
|
Filing Dt:
|
12/05/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
METHOD, APPARATUS, AND PROGRAM FOR IMPROVING DATA MIRRORING PERFORMANCE IN A SCSI TOPOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2006
|
Application #:
|
10728604
|
Filing Dt:
|
12/05/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
DRIVER-SIDE CURRENT CLAMPING WITH NON-PERSISTENT CHARGE BOOST
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
10729275
|
Filing Dt:
|
12/05/2003
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
Title:
|
MANAGING MULTI-COMPONENT DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
10729405
|
Filing Dt:
|
12/05/2003
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
Title:
|
BLOCK REDUNDANCY IMPLEMENTATION IN HEIRARCHICAL RAM'S
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2005
|
Application #:
|
10730093
|
Filing Dt:
|
12/09/2003
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
Title:
|
METHOD FOR MAKING AN ENHANCED DIE-UP BALL GRID ARRAY PACKAGE WITH TWO SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2007
|
Application #:
|
10731803
|
Filing Dt:
|
12/09/2003
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
Title:
|
EDGE INCREMENTAL REDUNDANCY SUPPORT IN A CELLULAR WIRELESS TERMINAL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
10731804
|
Filing Dt:
|
12/09/2003
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
Title:
|
EDGE INCREMENTAL REDUNDANCY MEMORY STRUCTURE AND MEMORY MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2006
|
Application #:
|
10731858
|
Filing Dt:
|
12/09/2003
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
Title:
|
PIPELINE ARCHITECTURE FOR MULTI-SLOT WIRELESS LINK PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2005
|
Application #:
|
10732083
|
Filing Dt:
|
12/10/2003
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR REDUCING FRAME BUFFER SIZE IN GRAPHICS SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
10732663
|
Filing Dt:
|
12/10/2003
|
Publication #:
|
|
Pub Dt:
|
07/29/2004
| | | | |
Title:
|
OPTICAL FIBRE CONNECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
10732994
|
Filing Dt:
|
12/10/2003
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
SOFT METAL HEAT TRANSFER FOR TRANSCEIVERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
10734464
|
Filing Dt:
|
12/12/2003
|
Title:
|
CONTENT ADDRESSABLE MEMORY WITH MODE-SELECTABLE MATCH DETECT TIMING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2007
|
Application #:
|
10734712
|
Filing Dt:
|
12/12/2003
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
APPARATUS AND METHOD FOR CONTROLLING A SCREEN POINTER
|
|