Total properties:
11
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2010
|
Application #:
|
12428285
|
Filing Dt:
|
04/22/2009
|
Title:
|
LEVEL SHIFTING USING CROSS-COUPLED CASCODE TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
12463862
|
Filing Dt:
|
05/11/2009
|
Publication #:
|
|
Pub Dt:
|
11/11/2010
| | | | |
Title:
|
MONITORING SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
12469544
|
Filing Dt:
|
05/20/2009
|
Publication #:
|
|
Pub Dt:
|
11/25/2010
| | | | |
Title:
|
TRANSIENT SUPPRESSION DEVICE AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
12479223
|
Filing Dt:
|
06/05/2009
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
Title:
|
SWITCHING POWER SUPPLY CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2012
|
Application #:
|
12495250
|
Filing Dt:
|
06/30/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
PROCESS OF FORMING AN ELECTRONIC DEVICE INCLUDING AN INTEGRATED CIRCUIT WITH TRANSISTORS COUPLED TO EACH OTHER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2012
|
Application #:
|
12495278
|
Filing Dt:
|
06/30/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
PROCESS OF FORMING AN ELECTRONIC DEVICE INCLUDING A WELL REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
12495329
|
Filing Dt:
|
06/30/2009
|
Publication #:
|
|
Pub Dt:
|
12/30/2010
| | | | |
Title:
|
METHOD FOR STARTING A BRUSHLESS SENSORLESS DC MOTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2015
|
Application #:
|
13263319
|
Filing Dt:
|
10/06/2011
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | |
PCT #:
|
US0941977
|
Title:
|
CIRCUIT FOR GENERATING A CLOCK SIGNAL FOR INTERLEAVED PFC STAGES AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2014
|
Application #:
|
13264150
|
Filing Dt:
|
10/12/2011
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | |
PCT #:
|
US0941898
|
Title:
|
METHOD OF AND CIRCUIT FOR BROWN-OUT DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
13264153
|
Filing Dt:
|
10/12/2011
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | |
PCT #:
|
US0946899
|
Title:
|
A method and circuit for suppressing bias current and reducing power loss
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
13264154
|
Filing Dt:
|
10/12/2011
|
| | | | | |
PCT #:
|
US0941985
|
Title:
|
METHOD FOR PROVIDING OVER CURRENT PROTECTION AND CIRCUIT
|
|