Total properties:
36
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08251781
|
Filing Dt:
|
05/31/1994
|
Title:
|
METHOD OF FORMING A DIELECTRIC IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
08282047
|
Filing Dt:
|
07/29/1994
|
Title:
|
TEST MODE CONTROL CIRCUIT OF AN INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08418122
|
Filing Dt:
|
04/06/1995
|
Title:
|
METHOD FOR FORMING A METAL CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1999
|
Application #:
|
08430220
|
Filing Dt:
|
04/28/1995
|
Title:
|
METHOD FOR REDUCING REFLECTIVITY OF A METAL LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/1999
|
Application #:
|
08600535
|
Filing Dt:
|
02/13/1996
|
Title:
|
A CIRCUIT FOR LIMITING THE CURRENT IN A POWER TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/1999
|
Application #:
|
08725621
|
Filing Dt:
|
10/03/1996
|
Title:
|
METHOD OF FORMING A LANDING PAD STRUCTURE IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/1999
|
Application #:
|
08758930
|
Filing Dt:
|
12/03/1996
|
Title:
|
INTEGRATED CIRCUIT ACTIVELY BIASING THE THRESHOLD VOLTAGE OF TRANSISTORS AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/1999
|
Application #:
|
08759759
|
Filing Dt:
|
12/03/1996
|
Title:
|
METHOD OF FORMING A METAL CONTACT TO LANDING PAD STRUCTURE IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1999
|
Application #:
|
08762616
|
Filing Dt:
|
12/09/1996
|
Title:
|
RENDERING AN AUDIO-VISUAL STREAM SYNCHRONIZED BY A SOFTWARE CLOCK IN A PERSONAL COMPUTER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/1999
|
Application #:
|
08775177
|
Filing Dt:
|
12/31/1996
|
Title:
|
NARROW ISOLATION OXIDE PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1999
|
Application #:
|
08775611
|
Filing Dt:
|
12/31/1996
|
Title:
|
INTEGRATED CIRCUIT WITH POWER DISSIPATION CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1999
|
Application #:
|
08775612
|
Filing Dt:
|
12/31/1996
|
Title:
|
PROGRAMMABLE PULSE WIDTH MODULATION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2000
|
Application #:
|
08775632
|
Filing Dt:
|
12/31/1996
|
Title:
|
HIGH VOLTAGE TERMINATION WITH BURIED FIELD-SHAPING REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1999
|
Application #:
|
08775642
|
Filing Dt:
|
12/31/1996
|
Title:
|
LIQUID-LEVEL GAUGE DRIVER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
08777784
|
Filing Dt:
|
12/31/1996
|
Title:
|
INTEGRATED CIRCUIT WITH IMPROVED OVERVOLTAGE PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/1999
|
Application #:
|
08802811
|
Filing Dt:
|
02/18/1997
|
Title:
|
METHOD OF FORMING A LANDING PAD STRUCTURE IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/1999
|
Application #:
|
08825139
|
Filing Dt:
|
03/28/1997
|
Title:
|
DMOS TRANSISTORS WITH SCHOTTKY DIODE BODY STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
08848342
|
Filing Dt:
|
04/30/1997
|
Title:
|
CLOCK PULSE EXTENDER MODE FOR CLOCKED MEMORY DEVICES HAVING PRECHARGED DATA PATHS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/1999
|
Application #:
|
08853764
|
Filing Dt:
|
05/09/1997
|
Title:
|
LOW POWER TEMPERATURE COMPENSATED, CURRENT SOURCE AND ASSOCIATED METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/1999
|
Application #:
|
08856972
|
Filing Dt:
|
05/15/1997
|
Title:
|
MULTIPLE TRANSISTOR DYNAMIC RANDOM ACCESS MEMORY ARRAY ARCHITECTURE WITH SIMULTANEOUS REFRESH OF MULTIPLE MEMORY CELLS DURING A READ OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1999
|
Application #:
|
08858867
|
Filing Dt:
|
05/19/1997
|
Title:
|
CURRENT INHIBITING I/O BUFFER HAVING 5 VOLT TOLERANT INPUT AND METHOD OF INHIBITING CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08867538
|
Filing Dt:
|
06/02/1997
|
Title:
|
INTEGRATED CIRCUIT HAVING SELECTIVE BIAS OF TRANSISTORS FOR LOW VOLTAGE AND LOW STANDBY CURRENT AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08868525
|
Filing Dt:
|
06/04/1997
|
Title:
|
METHOD OF MAKING A MERGED DEVICE WITH ALIGNED TRENCH FET AND BURIED EMITTER PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/1999
|
Application #:
|
08878613
|
Filing Dt:
|
06/19/1997
|
Title:
|
CONFIGURABLE PROBE PADS TO FACILITATE PARALLEL TESTING OF INTEGRATED CURCUIT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/1999
|
Application #:
|
08880100
|
Filing Dt:
|
06/20/1997
|
Title:
|
CONFIGURABLE PROBE PADS TO FACILITATE PARALLEL TESTING OF INTEGRATED CIRCUIT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1999
|
Application #:
|
08891284
|
Filing Dt:
|
07/10/1997
|
Title:
|
TESTING OF EMBEDDED MEMORY BY COUPLING THE MEMORY TO INPUT/OUTPUT PADS USING SWITCHES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/1999
|
Application #:
|
08900674
|
Filing Dt:
|
07/25/1997
|
Title:
|
LOW -PROFILE REMOVABLE BALL-GRID-ARRAY INTEGRATED CIRCUIT PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/1999
|
Application #:
|
08901034
|
Filing Dt:
|
07/25/1997
|
Title:
|
RESET CIRCUIT USING COMPARATOR WITH BUILT-IN HYSTERESIS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/1999
|
Application #:
|
08903608
|
Filing Dt:
|
07/31/1997
|
Title:
|
METHOD OF MAKING EEPROM CELL STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/1999
|
Application #:
|
08929987
|
Filing Dt:
|
09/15/1997
|
Title:
|
DEVICE AND METHOD FOR DRIVING A CONDUCTIVE PATH WITH A SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08940045
|
Filing Dt:
|
05/15/1997
|
Title:
|
METHOD AND STRUCTURE FOR RECOVERING SMALLER DENSITY MEMORIES FROM LARGER DENSITY MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
08957802
|
Filing Dt:
|
10/24/1997
|
Title:
|
INTEGRATED RELEASED BEAM, THERMO-MECHANICAL SENSOR FOR SENSING TEMPERATURE VARIATIONS AND ASSOCIATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
08969890
|
Filing Dt:
|
11/13/1997
|
Title:
|
PROGRAMMED MEMORY WITH IMPROVED SPEED AND POWER CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/1999
|
Application #:
|
08974747
|
Filing Dt:
|
11/19/1997
|
Title:
|
DEVICE AND METHOD FOR DRIVING A CONDUCTIVE PATH WITH A SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/1999
|
Application #:
|
08979019
|
Filing Dt:
|
11/26/1997
|
Title:
|
INTEGRATED CIRCUIT DIE SUITABLE FOR WAFER-LEVEL TESTING AND METHOD FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
08994923
|
Filing Dt:
|
12/19/1997
|
Title:
|
DC-TO-DC CONVERTER WITH SOFT-START ERROR AMPLIFIER AND ASSOCIATED METHOD
|
|