Total properties:
949
Page
5
of
10
Pages:
1 2 3 4 5 6 7 8 9 10
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2006
|
Application #:
|
10669303
|
Filing Dt:
|
09/24/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/01/2004
| | | | |
|
Title:
|
ADDRESS COUNTER CONTROL SYSTEM WITH PATH SWITCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2005
|
Application #:
|
10669304
|
Filing Dt:
|
09/24/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/01/2004
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE USING CURRENT MIRROR CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2005
|
Application #:
|
10672393
|
Filing Dt:
|
09/25/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
|
Title:
|
DIFFERENTIAL TO SINGLE-ENDED LOGIC CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2005
|
Application #:
|
10676110
|
Filing Dt:
|
10/02/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/29/2004
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE USING OPEN DATA LINE ARRANGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2006
|
Application #:
|
10680239
|
Filing Dt:
|
10/08/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/08/2004
| | | | |
|
Title:
|
DATA INVERSION CIRCUIT AND SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2005
|
Application #:
|
10681836
|
Filing Dt:
|
10/09/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/03/2004
| | | | |
|
Title:
|
SLEW RATE CONTROLLING METHOD AND SYSTEM FOR OUTPUT DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
10693191
|
Filing Dt:
|
10/23/2003
|
|
Publication #:
|
|
Pub Dt:
|
11/11/2004
| | | | |
|
Title:
|
TIMING ADJUSTMENT CIRCUIT AND SEMICONDUCTOR DEVICE INCLUDING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2004
|
Application #:
|
10694526
|
Filing Dt:
|
10/27/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
|
Title:
|
NOISE-REDUCED VOLTAGE BOOSTING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
10696728
|
Filing Dt:
|
10/27/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/28/2005
| | | | |
|
Title:
|
NEIGHBOR EFFECT CANCELLATION IN MEMORY ARRAY ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2007
|
Application #:
|
10699223
|
Filing Dt:
|
10/30/2003
|
|
Publication #:
|
|
Pub Dt:
|
11/04/2004
| | | | |
|
Title:
|
DRAM WITH SUPER SELF-REFRESH AND ERROR CORRECTION FOR EXTENDED PERIOD BETWEEN REFRESH OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2005
|
Application #:
|
10701511
|
Filing Dt:
|
11/06/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2006
|
Application #:
|
10714210
|
Filing Dt:
|
11/14/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/27/2004
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE ADAPTIVE FOR USE CIRCUMSTANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
10714768
|
Filing Dt:
|
11/17/2003
|
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
|
Title:
|
DELAY PRODUCING METHOD, DELAY ADJUSTING METHOD BASED ON THE SAME, AND DELAY PRODUCING CIRCUIT AND DELAY ADJUSTING CIRCUIT APPLIED WITH THEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2005
|
Application #:
|
10729457
|
Filing Dt:
|
12/05/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND METHOD OF DETECTING DELAY ERROR IN THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
10753534
|
Filing Dt:
|
01/09/2004
|
|
Publication #:
|
|
Pub Dt:
|
07/29/2004
| | | | |
|
Title:
|
DATA STORING METHOD OF DYNAMIC RAM AND SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
10767078
|
Filing Dt:
|
01/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/23/2004
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2005
|
Application #:
|
10785015
|
Filing Dt:
|
02/25/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/02/2004
| | | | |
|
Title:
|
DLL CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2005
|
Application #:
|
10790740
|
Filing Dt:
|
03/03/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/09/2004
| | | | |
|
Title:
|
CLOCK SYNCHRONOUS TYPE SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2007
|
Application #:
|
10808285
|
Filing Dt:
|
03/25/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
|
Title:
|
METHOD OF DECIDING ERROR RATE AND SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10809044
|
Filing Dt:
|
03/25/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
|
Title:
|
REDUNDANCY CONTROL CIRCUIT WHICH SURELY PROGRAMS PROGRAM ELEMENTS AND SEMICONDUCTOR MEMORY USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10813761
|
Filing Dt:
|
03/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
|
Title:
|
BOOSTING CIRCUIT AND SEMICONDUCTOR DEVICE USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2006
|
Application #:
|
10816187
|
Filing Dt:
|
04/02/2004
|
|
Publication #:
|
|
Pub Dt:
|
12/30/2004
| | | | |
|
Title:
|
SIGNAL TRANSMITTING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2006
|
Application #:
|
10842468
|
Filing Dt:
|
05/11/2004
|
|
Publication #:
|
|
Pub Dt:
|
11/18/2004
| | | | |
|
Title:
|
CELL LEAKAGE MONITORING CIRCUIT AND MONITORING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
10845082
|
Filing Dt:
|
05/14/2004
|
|
Publication #:
|
|
Pub Dt:
|
12/23/2004
| | | | |
|
Title:
|
CLOCK GENERATION CIRCUIT AND SEMICONDUCTOR MEMORY DEVICE USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
10859141
|
Filing Dt:
|
06/03/2004
|
|
Publication #:
|
|
Pub Dt:
|
11/04/2004
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT INCLUDING FIRST AND SECOND SWITCHING TRANSISTORS HAVING OPERATION STATES CORRESPONDING TO OPERATION STATES OF FIRST AND SECOND LOGIC CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2005
|
Application #:
|
10875209
|
Filing Dt:
|
06/25/2004
|
|
Publication #:
|
|
Pub Dt:
|
11/18/2004
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING A HIERARCHICAL I/O STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2008
|
Application #:
|
10875572
|
Filing Dt:
|
06/25/2004
|
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
|
Title:
|
LAYOUT METHOD FOR MINIATURIZED MEMORY ARRAY AREA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2007
|
Application #:
|
10878266
|
Filing Dt:
|
06/29/2004
|
|
Publication #:
|
|
Pub Dt:
|
11/25/2004
| | | | |
|
Title:
|
DYNAMIC RAM-AND SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
10878486
|
Filing Dt:
|
06/29/2004
|
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
|
Title:
|
PLATE VOLTAGE GENERATION CIRCUIT CAPABLE CONTROLLING DEAD BAND
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
10901220
|
Filing Dt:
|
07/29/2004
|
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
|
Title:
|
DELAY CIRCUIT AND DELAY SYNCHRONIZATION LOOP DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
10910611
|
Filing Dt:
|
08/04/2004
|
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
|
Title:
|
PUSHER IN AN AUTOHANDLER FOR PRESSING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
10913371
|
Filing Dt:
|
08/09/2004
|
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
|
Title:
|
SEMICONDUCTOR STORAGE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
10933290
|
Filing Dt:
|
09/03/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
10958358
|
Filing Dt:
|
10/06/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/21/2005
| | | | |
|
Title:
|
ANTIFUSE PROGRAMMING CIRCUIT IN WHICH ONE STAGE OF TRANSISTOR IS INTERPOSED IN A SERIES WITH ANTIFUSE BETWEEN POWER SUPPLIES DURING PROGRAMMING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
10958572
|
Filing Dt:
|
10/06/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
10960627
|
Filing Dt:
|
10/08/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/02/2005
| | | | |
|
Title:
|
SIGNAL LINE DRIVER CIRCUIT WHICH REDUCES POWER CONSUMPTION AND ENABLES HIGH-SPEED DATA TRANSFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2005
|
Application #:
|
10964244
|
Filing Dt:
|
10/12/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
|
Title:
|
DLL CIRCUIT CAPABLE OF PREVENTING MALFUNCTIONING CAUSING LOCKING IN AN ANTIPHASE STATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2006
|
Application #:
|
10975494
|
Filing Dt:
|
10/29/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/17/2005
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
10981676
|
Filing Dt:
|
11/05/2004
|
|
Publication #:
|
|
Pub Dt:
|
01/26/2006
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
10982946
|
Filing Dt:
|
11/08/2004
|
|
Publication #:
|
|
Pub Dt:
|
01/26/2006
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE, MEMORY DEVICE AND MEMORY MODULE HAVING DIGITAL INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10990990
|
Filing Dt:
|
11/18/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/02/2005
| | | | |
|
Title:
|
4N PRE-FETCH MEMORY DATA TRANSFER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2007
|
Application #:
|
10994412
|
Filing Dt:
|
11/23/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/02/2005
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
10995198
|
Filing Dt:
|
11/24/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/27/2005
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10995465
|
Filing Dt:
|
11/24/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/02/2005
| | | | |
|
Title:
|
SEMICONDUCTOR STORAGE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2006
|
Application #:
|
10995528
|
Filing Dt:
|
11/24/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
|
Title:
|
LATCH CIRCUIT AND SYNCHRONOUS MEMORY INCLUDING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
10997320
|
Filing Dt:
|
11/24/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH REFRESHMENT CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
11004796
|
Filing Dt:
|
12/07/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2005
|
Application #:
|
11004799
|
Filing Dt:
|
12/07/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
|
Title:
|
REDUNDANCY SEMICONDUCTOR MEMORY DEVICE WITH ERROR CORRECTION CODE (ECC) CIRCUITS FOR CORRECTING ERRORS IN RECOVERY FUSE DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2006
|
Application #:
|
11004823
|
Filing Dt:
|
12/07/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUITS WITH POWER REDUCTION MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
11041233
|
Filing Dt:
|
01/25/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
|
Title:
|
NON-VOLATILE MULTI-LEVEL, SEMICONDUCTOR FLASH MEMORY DEVICE AND METHOD OF DRIVING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2007
|
Application #:
|
11042441
|
Filing Dt:
|
01/26/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
|
Title:
|
SEMICONDUCTOR STORAGE DEVICE AND REFRESH CONTROL METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
11049732
|
Filing Dt:
|
02/04/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND METHOD OF REFRESHING THE SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2007
|
Application #:
|
11060391
|
Filing Dt:
|
02/17/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
|
Title:
|
SEMICONDUCTOR CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
11076066
|
Filing Dt:
|
03/10/2005
|
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE WITH SENSE AMPLIFIER FOR MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
11086532
|
Filing Dt:
|
03/23/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
|
Title:
|
APPARATUS AND METHOD FOR CREATING CIRCUIT DIAGRAM, PROGRAM THEREFOR AND RECORDING MEDIUM STORING THE PROGRAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
11087688
|
Filing Dt:
|
03/24/2005
|
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
|
Title:
|
LEVEL-CONVERSION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2007
|
Application #:
|
11088808
|
Filing Dt:
|
03/25/2005
|
|
Publication #:
|
|
Pub Dt:
|
09/29/2005
| | | | |
|
Title:
|
OSCILLATOR CIRCUIT HAVING A TEMPERATURE DEPENDENCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
11092706
|
Filing Dt:
|
03/30/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND TESTING METHOD FOR SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
11097247
|
Filing Dt:
|
04/04/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/06/2005
| | | | |
|
Title:
|
SEMICONDUCTOR STORAGE DEVICE AND METHOD OF CONTROLLING REFRESHING OF SEMICONDUCTOR STORAGE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2007
|
Application #:
|
11134476
|
Filing Dt:
|
05/23/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/01/2005
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2007
|
Application #:
|
11148413
|
Filing Dt:
|
06/09/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/15/2005
| | | | |
|
Title:
|
WORD LINE DRIVING CIRCUIT WITH A WORD LINE DETECTION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11152386
|
Filing Dt:
|
06/15/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/22/2005
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND ERROR CORRECTION METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2009
|
Application #:
|
11152762
|
Filing Dt:
|
06/15/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/22/2005
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND REFRESH PERIOD CONTROLLING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2008
|
Application #:
|
11154467
|
Filing Dt:
|
06/17/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
11154625
|
Filing Dt:
|
06/17/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2007
|
Application #:
|
11180552
|
Filing Dt:
|
07/14/2005
|
|
Publication #:
|
|
Pub Dt:
|
02/02/2006
| | | | |
|
Title:
|
REFRESH PERIOD GENERATING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
11191013
|
Filing Dt:
|
07/28/2005
|
|
Publication #:
|
|
Pub Dt:
|
02/02/2006
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY TEST APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
11198357
|
Filing Dt:
|
08/08/2005
|
|
Publication #:
|
|
Pub Dt:
|
12/08/2005
| | | | |
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY (DRAM) CAPABLE OF CANCELING OUT COMPLEMENTARY NOISE DEVELOPMENT IN PLATE ELECTRODES OF MEMORY CELL CAPACITORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
11203980
|
Filing Dt:
|
08/16/2005
|
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT COMPRISING FIRST AND SECOND TRANSMISSION SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
11221721
|
Filing Dt:
|
09/09/2005
|
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND TEST METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11242021
|
Filing Dt:
|
10/04/2005
|
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
|
Title:
|
FUSE CIRCUIT AND SEMICONDUCTOR DEVICE USING FUSE CIRCUIT THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
11254050
|
Filing Dt:
|
10/20/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/04/2006
| | | | |
|
Title:
|
PREVENTION OF THE PROPAGATION OF JITTERS IN A CLOCK DELAY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2007
|
Application #:
|
11254722
|
Filing Dt:
|
10/21/2005
|
|
Publication #:
|
|
Pub Dt:
|
04/27/2006
| | | | |
|
Title:
|
REFRESH CONTROL METHOD OF A SEMICONDUCTOR MEMORY DEVICE AND SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
11262801
|
Filing Dt:
|
11/01/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/11/2006
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH COLUMN SELECTING SWITCHES IN HIERARCHICAL STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2007
|
Application #:
|
11262989
|
Filing Dt:
|
11/01/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
|
Title:
|
SEMICONDUCTOR CHIP INSPECTION SUPPORTING APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2009
|
Application #:
|
11270608
|
Filing Dt:
|
11/10/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT AND ELECTRONIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11272792
|
Filing Dt:
|
11/15/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/18/2006
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND REFRESH METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
11280170
|
Filing Dt:
|
11/17/2005
|
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
11281590
|
Filing Dt:
|
11/18/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/25/2006
| | | | |
|
Title:
|
DESIGN METHOD, DESIGN APPARATUS, AND COMPUTER PROGRAM FOR SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
11287368
|
Filing Dt:
|
11/28/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
11290394
|
Filing Dt:
|
12/01/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/08/2006
| | | | |
|
Title:
|
PLL CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2008
|
Application #:
|
11296287
|
Filing Dt:
|
12/08/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING INPUT CIRCUITS ACTIVATED BY CLOCKS HAVING DIFFERENT PHASES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
11297646
|
Filing Dt:
|
12/09/2005
|
|
Publication #:
|
|
Pub Dt:
|
07/06/2006
| | | | |
|
Title:
|
SELF-REFRESH TIMER CIRCUIT AND METHOD OF ADJUSTING SELF-REFRESH TIMER PERIOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2007
|
Application #:
|
11299765
|
Filing Dt:
|
12/13/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH HIERARCHICAL I/O LINE ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
11300408
|
Filing Dt:
|
12/15/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE EMPLOYING FUSE CIRCUIT AND METHOD FOR SELECTING FUSE CIRCUIT SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
11302325
|
Filing Dt:
|
12/14/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MAKING DESIGN CHANGE TO SEMICONDUCTOR CHIP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
11304168
|
Filing Dt:
|
12/13/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
|
Title:
|
INTEGRATOR-BASED CURRENT SENSING CIRCUIT FOR READING MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2007
|
Application #:
|
11318526
|
Filing Dt:
|
12/28/2005
|
|
Publication #:
|
|
Pub Dt:
|
06/29/2006
| | | | |
|
Title:
|
DELAY CIRCUIT AND SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2008
|
Application #:
|
11340623
|
Filing Dt:
|
01/27/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND WRITING METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
11340633
|
Filing Dt:
|
01/27/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
|
Title:
|
PLL CIRCUIT AND PROGRAM FOR SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2008
|
Application #:
|
11341717
|
Filing Dt:
|
01/30/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/14/2006
| | | | |
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORIES AND METHOD FOR TESTING PERFORMANCE OF THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2007
|
Application #:
|
11347293
|
Filing Dt:
|
02/06/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE THAT REQUIRES REFRESH OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
11349091
|
Filing Dt:
|
02/08/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND STRESS TESTING METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2008
|
Application #:
|
11354131
|
Filing Dt:
|
02/15/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2007
|
Application #:
|
11356100
|
Filing Dt:
|
02/17/2006
|
|
Publication #:
|
|
Pub Dt:
|
06/29/2006
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUITS WITH POWER REDUCTION MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
11360418
|
Filing Dt:
|
02/24/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR PAD ALIGNED MULTIPROBE WAFER TESTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
11360522
|
Filing Dt:
|
02/24/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/31/2006
| | | | |
|
Title:
|
POWER SUPPLY VOLTAGE STEP-DOWN CIRCUIT, DELAY CIRCUIT, AND SEMICONDUCTOR DEVICE HAVING THE DELAY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
11365668
|
Filing Dt:
|
03/02/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
|
Title:
|
POWER SUPPLY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2007
|
Application #:
|
11365857
|
Filing Dt:
|
03/02/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2008
|
Application #:
|
11365885
|
Filing Dt:
|
03/02/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
|
Title:
|
ADJUSTMENT OF TERMINATION RESISTANCE IN AN ON-DIE TERMINATION CIRCUIT
|
|
