Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 034594/0604 | |
| Pages: | 5 |
| | Recorded: | 12/29/2014 | | |
| Attorney Dkt #: | L14-0304US1 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14583080
|
Filing Dt:
|
12/24/2014
|
|
Publication #:
|
|
Pub Dt:
|
06/30/2016
| | | | |
|
Title:
|
Low Dynamic Power Check Node Processor For Low Density Parity Check Decoder
|
|
|
Assignee
|
|
|
|
|
| NO. 1 YISHUN AVENUE 7 |
| SINGAPORE, SINGAPORE 768923 |
|
|
Correspondence name and address
|
| |
LSI CORPORATION
|
| |
1110 AMERICAN PARKWAY NE
|
| |
ALLENTOWN, PA 18109
|
Search Results as of:
05/23/2024 08:12 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
