skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:036286/0612   Pages: 7
Recorded: 08/06/2015
Attorney Dkt #:70341.00400
Conveyance: MERGER AND CHANGE OF NAME (SEE DOCUMENT FOR DETAILS).
Total properties: 59
1
Patent #:
Issue Dt:
12/07/2004
Application #:
09802443
Filing Dt:
03/09/2001
Publication #:
Pub Dt:
03/14/2002
Title:
FLIP CHIP-IN-LEADFRAME PACKAGE AND PROCESS
2
Patent #:
Issue Dt:
11/09/2004
Application #:
09802664
Filing Dt:
03/09/2001
Publication #:
Pub Dt:
12/27/2001
Title:
A METHOD OF FORMING A FLIP CHIP INTERCONNECTION STRUCTURE
3
Patent #:
Issue Dt:
09/02/2003
Application #:
09919763
Filing Dt:
07/31/2001
Publication #:
Pub Dt:
02/06/2003
Title:
PLASTIC BALL GRID ARRAY PACKAGE WITH INTEGRAL HEATSINK
4
Patent #:
Issue Dt:
09/06/2005
Application #:
10080384
Filing Dt:
02/22/2002
Publication #:
Pub Dt:
10/17/2002
Title:
SELF-COPLANARITY BUMPING SHAPE FOR FLIP CHIP
5
Patent #:
Issue Dt:
08/24/2004
Application #:
10081425
Filing Dt:
02/22/2002
Publication #:
Pub Dt:
09/05/2002
Title:
APPARATUS AND PROCESS FOR PRECISE ENCAPSULATION OF FLIP CHIP INTERCONNNECTS
6
Patent #:
Issue Dt:
12/09/2003
Application #:
10081490
Filing Dt:
02/22/2002
Publication #:
Pub Dt:
11/07/2002
Title:
PLASTIC SEMICONDUCTOR PACKAGE
7
Patent #:
Issue Dt:
05/18/2004
Application #:
10081491
Filing Dt:
02/22/2002
Publication #:
Pub Dt:
10/17/2002
Title:
CHIP SCALE PACKAGE WITH FLIP CHIP INTERCONNECT
8
Patent #:
Issue Dt:
04/15/2003
Application #:
10082914
Filing Dt:
02/26/2002
Publication #:
Pub Dt:
09/12/2002
Title:
TAPE BALL GRID ARRAY SEMICONDUCTOR PACKAGE STRUCTURE AND ASSEMBLY PROCESS
9
Patent #:
Issue Dt:
11/22/2005
Application #:
10608843
Filing Dt:
06/27/2003
Publication #:
Pub Dt:
03/04/2004
Title:
METHOD FOR MANUFACTURING PLASTIC BALL GRID ARRAY WITH INTEGRAL HEATSINK
10
Patent #:
Issue Dt:
04/25/2006
Application #:
10618933
Filing Dt:
07/14/2003
Publication #:
Pub Dt:
10/07/2004
Title:
SEMICONDUCTOR MULTIPACKAGE MODULE INCLUDING PROCESSOR AND MEMORY PACKAGE ASSEMBLIES
11
Patent #:
Issue Dt:
06/20/2006
Application #:
10632549
Filing Dt:
08/02/2003
Publication #:
Pub Dt:
04/01/2004
Title:
SEMICONDUCTOR MULTI-PACKAGE MODULE HAVING WIRE BOND INTERCONNECT BETWEEN STACKED PACKAGES
12
Patent #:
Issue Dt:
12/06/2005
Application #:
10632550
Filing Dt:
08/02/2003
Publication #:
Pub Dt:
03/25/2004
Title:
SEMICONDUCTOR MULTI-PACKAGE MODULE INCLUDING STACKED-DIE PACKAGE AND HAVING WIRE BOND INTERCONNECT BETWEEN STACKED PACKAGES
13
Patent #:
Issue Dt:
01/04/2005
Application #:
10632551
Filing Dt:
08/02/2003
Publication #:
Pub Dt:
04/08/2004
Title:
SEMICONDUCTOR MULTI-PACKAGE MODULE HAVING WIRE BOND INTERCONNECT BETWEEN STACKED PACKAGES AND HAVING ELECTRICAL SHIELD
14
Patent #:
Issue Dt:
05/30/2006
Application #:
10632553
Filing Dt:
08/02/2003
Publication #:
Pub Dt:
04/01/2004
Title:
SEMICONDUCTOR MULTI-PACKAGE MODULE HAVING PACKAGE STACKED OVER DIE-DOWN FLIP CHIP BALL GRID ARRAY PACKAGE AND HAVING WIRE BOND INTERCONNECT BETWEEN STACKED PACKAGES
15
Patent #:
Issue Dt:
04/17/2007
Application #:
10632568
Filing Dt:
08/02/2003
Publication #:
Pub Dt:
04/01/2004
Title:
SEMICONDUCTOR MULTI-PACKAGE MODULE HAVING PACKAGE STACKED OVER BALL GRID ARRAY PACKAGE AND HAVING WIRE BOND INTERCONNECT BETWEEN STACKED PACKAGES
16
Patent #:
Issue Dt:
05/16/2006
Application #:
10681583
Filing Dt:
10/08/2003
Publication #:
Pub Dt:
06/17/2004
Title:
SEMICONDUCTOR MULTI-PACKAGE MODULE HAVING INVERTED SECOND PACKAGE STACKED OVER DIE-UP FLIP-CHIP BALL GRID ARRAY (BGA) PACKAGE
17
Patent #:
Issue Dt:
05/23/2006
Application #:
10681584
Filing Dt:
10/08/2003
Publication #:
Pub Dt:
06/17/2004
Title:
SEMICONDUCTOR MULTI-PACKAGE MODULE HAVING INVERTED SECOND PACKAGE AND INCLUDING ADDITIONAL DIE OR STACKED PACKAGE ON SECOND PACKAGE
18
Patent #:
Issue Dt:
05/30/2006
Application #:
10681734
Filing Dt:
10/08/2003
Publication #:
Pub Dt:
06/24/2004
Title:
SEMICONDUCTOR MULTI-PACKAGE MODULE HAVING INVERTED BUMP CHIP CARRIER SECOND PACKAGE
19
Patent #:
Issue Dt:
06/14/2005
Application #:
10681747
Filing Dt:
10/08/2003
Publication #:
Pub Dt:
06/17/2004
Title:
SEMICONDUCTOR MULTI-PACKAGE MODULE HAVING INVERTED SECOND PACKAGE STACKED OVER DIE-UP FLIP-CHIP BALL GRID ARRAY (BGA) PACKAGE
20
Patent #:
Issue Dt:
08/23/2005
Application #:
10681833
Filing Dt:
10/08/2003
Publication #:
Pub Dt:
07/01/2004
Title:
SEMICONDUCTOR STACKED MULTI-PACKAGE MODULE HAVING INVERTED SECOND PACKAGE AND ELECTRICALLY SHIELDED FIRST PACKAGE
21
Patent #:
Issue Dt:
04/25/2006
Application #:
10850093
Filing Dt:
05/20/2004
Publication #:
Pub Dt:
10/28/2004
Title:
FLIP CHIP INTERCONNECTION STRUCTURE
22
Patent #:
Issue Dt:
05/06/2008
Application #:
10882078
Filing Dt:
06/30/2004
Publication #:
Pub Dt:
02/03/2005
Title:
METHOD AND APPARATUS FOR FLIP CHIP ATTACHMENT BY POST COLLAPSE RE-MELT AND RE-SOLIDIFICATION OF BUMPS
23
Patent #:
Issue Dt:
07/11/2006
Application #:
10959713
Filing Dt:
10/06/2004
Publication #:
Pub Dt:
09/08/2005
Title:
DBG SYSTEM AND METHOD WITH ADHESIVE LAYER SEVERING
24
Patent #:
Issue Dt:
08/05/2008
Application #:
10971202
Filing Dt:
10/22/2004
Publication #:
Pub Dt:
10/06/2005
Title:
WIRE BOND CAPILLARY TIP
25
Patent #:
Issue Dt:
12/11/2007
Application #:
10976601
Filing Dt:
10/29/2004
Publication #:
Pub Dt:
09/22/2005
Title:
SEMICONDUCTOR CHIP PACKAGING METHOD WITH INDIVIDUALLY PLACED FILM ADHESIVE PIECES
26
Patent #:
Issue Dt:
01/26/2010
Application #:
10977047
Filing Dt:
10/29/2004
Publication #:
Pub Dt:
10/06/2005
Title:
BONDING TOOL FOR MOUNTING SEMICONDUCTOR CHIPS
27
Patent #:
Issue Dt:
04/25/2006
Application #:
10983898
Filing Dt:
11/08/2004
Publication #:
Pub Dt:
05/12/2005
Title:
FLIP CHIP INTERCONNECTION PAD LAYOUT
28
Patent #:
Issue Dt:
05/06/2008
Application #:
10985654
Filing Dt:
11/10/2004
Publication #:
Pub Dt:
05/26/2005
Title:
BUMP-ON-LEAD FLIP CHIP INTERCONNECTION
29
Patent #:
Issue Dt:
03/03/2015
Application #:
11014257
Filing Dt:
12/16/2004
Publication #:
Pub Dt:
06/23/2005
Title:
Multiple chip package module having inverted package stacked over die
30
Patent #:
Issue Dt:
04/06/2010
Application #:
11027002
Filing Dt:
12/31/2004
Publication #:
Pub Dt:
07/21/2005
Title:
DIE ATTACH BY TEMPERATURE GRADIENT LEAD FREE SOFT SOLDER METAL SHEET OR FILM
31
Patent #:
Issue Dt:
09/05/2006
Application #:
11059274
Filing Dt:
02/16/2005
Publication #:
Pub Dt:
07/07/2005
Title:
SEMICONDUCTOR MULTI-PACKAGE MODULE HAVING INVERTED SECOND PACKAGE STACKED OVER DIE-UP FLIP-CHIP BALL GRID ARRAY (BGA) PACKAGE
32
Patent #:
Issue Dt:
10/08/2013
Application #:
11134845
Filing Dt:
05/20/2005
Publication #:
Pub Dt:
12/08/2005
Title:
ADHESIVE/SPACER ISLAND STRUCTURE FOR STACKING OVER WIRE BONDED DIE
33
Patent #:
Issue Dt:
05/15/2007
Application #:
11213058
Filing Dt:
08/26/2005
Publication #:
Pub Dt:
01/26/2006
Title:
METHOD FOR MANUFACTURING PLASTIC BALL GRID ARRAY PACKAGE WITH INTEGRAL HEATSINK
34
Patent #:
Issue Dt:
04/24/2007
Application #:
11252193
Filing Dt:
10/17/2005
Publication #:
Pub Dt:
04/20/2006
Title:
MULTICHIP LEADFRAME PACKAGE
35
Patent #:
Issue Dt:
08/14/2007
Application #:
11252990
Filing Dt:
10/18/2005
Publication #:
Pub Dt:
05/04/2006
Title:
METHOD FOR REDUCING SEMICONDUCTOR DIE WARPAGE
36
Patent #:
Issue Dt:
11/18/2008
Application #:
11273635
Filing Dt:
11/14/2005
Publication #:
Pub Dt:
06/01/2006
Title:
WIRE BOND INTERCONNECTION
37
Patent #:
Issue Dt:
03/02/2010
Application #:
11274925
Filing Dt:
11/14/2005
Publication #:
Pub Dt:
08/31/2006
Title:
SEMICONDUCTOR PACKAGE HAVING DOUBLE LAYER LEADFRAME
38
Patent #:
Issue Dt:
11/29/2011
Application #:
11280971
Filing Dt:
11/15/2005
Publication #:
Pub Dt:
08/31/2006
Title:
CHIP SCALE PACKAGE HAVING FLIP CHIP INTERCONNECT ON DIE PADDLE
39
Patent #:
Issue Dt:
02/01/2011
Application #:
11282293
Filing Dt:
11/17/2005
Publication #:
Pub Dt:
08/31/2006
Title:
SEMICONDUCTOR FLIP CHIP PACKAGE HAVING SUBSTANTIALLY NON-COLLAPSIBLE SPACER
40
Patent #:
NONE
Issue Dt:
Application #:
11337168
Filing Dt:
01/20/2006
Publication #:
Pub Dt:
06/29/2006
Title:
Semiconductor multi-package module having inverted second package stacked over die-down flip-chip ball grid array (BGA) package
41
Patent #:
Issue Dt:
10/30/2007
Application #:
11337821
Filing Dt:
01/23/2006
Publication #:
Pub Dt:
06/29/2006
Title:
METHOD FOR MAKING SEMICONDUCTOR MULTI-PACKAGE MODULE HAVING INVERTED SECOND PACKAGE AND INCLUDING ADDITIONAL DIE OR PACKAGE STACKED ON SECOND PACKAGE
42
Patent #:
Issue Dt:
07/24/2007
Application #:
11337944
Filing Dt:
01/23/2006
Publication #:
Pub Dt:
07/20/2006
Title:
METHOD FOR MAKING A SEMICONDUCTOR MULTI-PACKAGE MODULE HAVING INVERTED BUMP CHIP CARRIER SECOND PACKAGE
43
Patent #:
Issue Dt:
12/11/2007
Application #:
11355920
Filing Dt:
02/16/2006
Publication #:
Pub Dt:
07/13/2006
Title:
METHOD FOR MAKING A SEMICONDUCTOR MULTIPACKAGE MODULE INCLUDING A PROCESSOR AND MEMORY PACKAGE ASSEMBLIES
44
Patent #:
Issue Dt:
01/16/2007
Application #:
11374383
Filing Dt:
03/13/2006
Publication #:
Pub Dt:
08/03/2006
Title:
METHOD OF FABRICATING A SEMICONDUCTOR MULTI-PACKAGE MODULE HAVING INVERTED SECOND PACKAGE STACKED OVER DIE-UP FLIP-CHIP BALL GRID ARRAY (BGA)
45
Patent #:
Issue Dt:
10/09/2007
Application #:
11374468
Filing Dt:
03/13/2006
Publication #:
Pub Dt:
08/03/2006
Title:
METHOD FOR MAKING A SEMICONDUCTOR MULTI-PACKAGE MODULE HAVING WIRE BOND INTERCONNECT BETWEEN STACKED PACKAGES
46
Patent #:
Issue Dt:
03/23/2010
Application #:
11374472
Filing Dt:
03/13/2006
Publication #:
Pub Dt:
08/03/2006
Title:
SEMICONDUCTOR MULTI-PACKAGE MODULE HAVING PACKAGE STACKED OVER DIE-DOWN FLIP CHIP BALL GRID ARRAY PACKAGE AND HAVING WIRE BOND INTERCONNECT BETWEEN STACKED PACKAGES
47
Patent #:
Issue Dt:
01/07/2014
Application #:
11530841
Filing Dt:
09/11/2006
Publication #:
Pub Dt:
01/18/2007
Title:
ADHESIVE/SPACER ISLAND STRUCTURE FOR MULTIPLE DIE PACKAGE
48
Patent #:
Issue Dt:
10/04/2011
Application #:
11536424
Filing Dt:
09/28/2006
Publication #:
Pub Dt:
01/25/2007
Title:
STACKED SEMICONDUCTOR PACKAGE HAVING ADHESIVE/SPACER STRUCTURE AND INSULATION
49
Patent #:
Issue Dt:
04/01/2008
Application #:
11622993
Filing Dt:
01/12/2007
Publication #:
Pub Dt:
05/17/2007
Title:
METHOD OF FABRICATING A SEMICONDUCTOR MULTI-PACKAGE MODULE HAVING A SECOND PACKAGE SUBSTRATE WITH AN EXPOSED METAL LAYER WIRE BONDED TO A FIRST PACKAGE SUBSTRATE
50
Patent #:
Issue Dt:
12/29/2009
Application #:
11684265
Filing Dt:
03/09/2007
Publication #:
Pub Dt:
07/05/2007
Title:
SEMICONDUCTOR MULTI-PACKAGE MODULE HAVING PACKAGE STACKED OVER BALL GRID ARRAY PACKAGE AND HAVING WIRE BOND INTERCONNECT BETWEEN STACKED PACKAGES
51
Patent #:
Issue Dt:
10/14/2008
Application #:
11686010
Filing Dt:
03/14/2007
Publication #:
Pub Dt:
07/05/2007
Title:
MULTICHIP LEADFRAME PACKAGE
52
Patent #:
Issue Dt:
10/04/2011
Application #:
11697433
Filing Dt:
04/06/2007
Publication #:
Pub Dt:
08/02/2007
Title:
PLASTIC BALL GRID ARRAY PACKAGE WITH INTEGRAL HEATSINK
53
Patent #:
Issue Dt:
06/08/2010
Application #:
11744182
Filing Dt:
05/03/2007
Publication #:
Pub Dt:
02/14/2008
Title:
SEMICONDUCTOR MULTI-PACKAGE MODULE HAVING PACKAGE STACKED OVER DIE-UP FLIP CHIP BALL GRID ARRAY PACKAGE AND HAVING WIRE BOND INTERCONNECT BETWEEN STACKED PACKAGES
54
Patent #:
Issue Dt:
03/27/2012
Application #:
11849112
Filing Dt:
08/31/2007
Publication #:
Pub Dt:
12/20/2007
Title:
METHOD OF FABRICATING A SEMICONDUCTOR MULTI-PACKAGE MODULE HAVING WIRE BOND INTERCONNECT BETWEEN STACKED PACKAGES
55
Patent #:
Issue Dt:
02/24/2009
Application #:
11880893
Filing Dt:
07/23/2007
Publication #:
Pub Dt:
01/24/2008
Title:
METHOD FOR MAKING A SEMICONDUCTOR MULTI-PACKAGE MODULE HAVING INVERTED WIRE BOND CARRIER SECOND PACKAGE
56
Patent #:
Issue Dt:
07/06/2010
Application #:
11953857
Filing Dt:
12/10/2007
Publication #:
Pub Dt:
01/29/2009
Title:
METHOD OF FABRICATING A SEMICONDUCTOR MULTIPACKAGE MODULE INCLUDING A PROCESSOR AND MEMORY PACKAGE ASSEMBLIES
57
Patent #:
Issue Dt:
06/29/2010
Application #:
12032159
Filing Dt:
02/15/2008
Publication #:
Pub Dt:
06/12/2008
Title:
WIRE BOND INTERCONNECTION
58
Patent #:
Issue Dt:
05/03/2011
Application #:
12767693
Filing Dt:
04/26/2010
Publication #:
Pub Dt:
08/12/2010
Title:
SEMICONDUCTOR MULTI-PACKAGE MODULE HAVING PACKAGE STACKED OVER DIE-UP FLIP CHIP BALL GRID ARRAY PACKAGE AND HAVING WIRE BOND INTERCONNECT BETWEEN STACKED PACKAGES
59
Patent #:
Issue Dt:
07/26/2011
Application #:
12783039
Filing Dt:
05/19/2010
Publication #:
Pub Dt:
09/09/2010
Title:
WIRE BOND INTERCONNECTION
Assignor
1
Exec Dt:
01/20/2005
Newly Merged Entity Data
1
Exec Dt:
01/20/2005
Newly Merged Entity's New Name
1
2711 CENTERVILLE ROAD
SUITE 400
WILMINGTON, DELAWARE 19808
Correspondence name and address
MILBANK, TWEED, HADLEY & MCCLOY, LLP
28 LIBERTY STREET
C/O LAWRENCE KASS
NEW YORK, NY 10005

Search Results as of: 05/25/2024 03:48 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT