skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:047022/0620   Pages: 23
Recorded: 09/24/2018
Attorney Dkt #:106861-9999
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 788
Page 8 of 8
Pages: 1 2 3 4 5 6 7 8
1
Patent #:
Issue Dt:
05/01/2001
Application #:
09433731
Filing Dt:
11/03/1999
Title:
TECHNIQUE FOR MINIMIZING DECISION FEEDBACK EQUALIZER WORDLENGTH IN THE PRESENCE OF A DC COMPONENT
2
Patent #:
Issue Dt:
04/24/2001
Application #:
09433734
Filing Dt:
11/03/1999
Title:
TIMING RECOVERY USING THE PILOT SIGNAL IN HIGH DEFINITION TV
3
Patent #:
Issue Dt:
04/03/2001
Application #:
09433811
Filing Dt:
11/03/1999
Title:
LOCK DETECTOR FOR PHASE LOCKED LOOPS
4
Patent #:
Issue Dt:
07/24/2001
Application #:
09435640
Filing Dt:
11/09/1999
Title:
FORMING ATTACHED FEATURES ON A SEMICONDUCTOR SUBSTRATE
5
Patent #:
Issue Dt:
02/13/2001
Application #:
09437209
Filing Dt:
11/09/1999
Title:
GRAPHICS DISPLAY SYSTEM WITH UNIFIED MEMORY ARCHITECTURE
6
Patent #:
Issue Dt:
08/07/2001
Application #:
09437722
Filing Dt:
11/09/1999
Title:
EFFICIENT FIR FILTER FOR HIGH-SPEED COMMUNICATION
7
Patent #:
Issue Dt:
04/03/2001
Application #:
09437723
Filing Dt:
11/09/1999
Title:
DYNAMIC REGISTER WITH LOW CLOCK RATE TESTING CAPABILITY
8
Patent #:
Issue Dt:
09/04/2001
Application #:
09438234
Filing Dt:
11/12/1999
Title:
SYSTEM AND METHOD FOR ON-CHIP FILTER TUNING
9
Patent #:
Issue Dt:
07/24/2001
Application #:
09438770
Filing Dt:
11/12/1999
Title:
BALANCED DIFFERENTIAL AMPLIFIER HAVING COMMON MODE FEEDBACK WITH KICK-START
10
Patent #:
Issue Dt:
11/28/2000
Application #:
09439317
Filing Dt:
11/12/1999
Title:
TERNARY CONTENT ADDRESSABLE MEMORY CELL
11
Patent #:
Issue Dt:
08/14/2001
Application #:
09441250
Filing Dt:
11/16/1999
Title:
ADAPTIVE CANCELLATION OF TIME VARIANT DC OFFSET
12
Patent #:
Issue Dt:
06/19/2001
Application #:
09442984
Filing Dt:
11/18/1999
Title:
SURFACE MICRO-MACHINED ACOUSTIC TRANSDUCERS
13
Patent #:
Issue Dt:
07/24/2001
Application #:
09444424
Filing Dt:
11/19/1999
Title:
PREDRIVER FOR HIGH FREQUENCY DATA TRANSCEIVER
14
Patent #:
Issue Dt:
09/04/2001
Application #:
09447893
Filing Dt:
11/23/1999
Title:
METHOD OF MANUFACTURING A FLASH MEMORY CELL HAVING IMPROVED INTER-POLY-DIELECTRIC ISOLATION AND METHOD OF MANUFACTURE
15
Patent #:
Issue Dt:
10/09/2001
Application #:
09448307
Filing Dt:
11/24/1999
Title:
INTEGRATED CIRCUIT I/O BUFFER WITH SERIES P-CHANNEL AND FLOATING WELL
16
Patent #:
Issue Dt:
01/30/2001
Application #:
09448677
Filing Dt:
11/24/1999
Title:
VOLTAGE TOLERANT OSCILLATOR INPUT CELL
17
Patent #:
Issue Dt:
06/12/2001
Application #:
09450527
Filing Dt:
11/29/1999
Title:
QUANTIZED QUEUE LENGTH ARBITER
18
Patent #:
Issue Dt:
07/24/2001
Application #:
09451044
Filing Dt:
11/30/1999
Title:
SAMPLING DEVICE HAVING AN INTRINSIC FILTER
19
Patent #:
Issue Dt:
11/06/2001
Application #:
09451433
Filing Dt:
11/30/1999
Title:
A PROCESS FOR FABRICATING AN OPTICAL DEVICE
20
Patent #:
Issue Dt:
10/31/2000
Application #:
09453123
Filing Dt:
12/02/1999
Title:
APPARATUS AND METHOD FOR CHARGE NEUTRAL MICRO-MACHINE CONTROL
21
Patent #:
Issue Dt:
08/28/2001
Application #:
09456361
Filing Dt:
12/08/1999
Title:
INTERSECTING N X M STAR COUPLERS FOR ROUTING OPTICAL SIGNALS
22
Patent #:
Issue Dt:
02/20/2001
Application #:
09458331
Filing Dt:
12/10/1999
Title:
DIGITAL TO ANALOG CONVERTER WITH REDUCED RINGING
23
Patent #:
Issue Dt:
08/07/2001
Application #:
09460159
Filing Dt:
12/13/1999
Title:
INTEGRATED OSCILLATOR CIRCUIT WITH A MEMORY BASED FREQUENCY CONTROL CIRCUIT AND ASSOCIATED METHODS
24
Patent #:
Issue Dt:
04/24/2001
Application #:
09460160
Filing Dt:
12/13/1999
Title:
ERASABLE MEMORY DEVICE AND AN ASSOCIATED METHOD FOR ERASING A MEMORY CELL THEREIN
25
Patent #:
Issue Dt:
03/27/2001
Application #:
09460262
Filing Dt:
12/13/1999
Title:
EFFICIENT IMPLEMENTATION OF A FILTER
26
Patent #:
Issue Dt:
01/02/2001
Application #:
09460652
Filing Dt:
12/14/1999
Title:
METHOD OF FABRICATING A SPLIT GATE MEMORY CELL
27
Patent #:
Issue Dt:
11/06/2001
Application #:
09460812
Filing Dt:
12/14/1999
Title:
SPLIT GATE MEMORY CELL
28
Patent #:
Issue Dt:
05/29/2001
Application #:
09462238
Filing Dt:
03/27/2000
Title:
VARIABLE ATTENUATOR DEVICE FOR A RECTANGULAR WAVEGUIDE
29
Patent #:
Issue Dt:
02/13/2001
Application #:
09465884
Filing Dt:
12/17/1999
Title:
METHOD FOR ATTRACTIVE BONDING OF TWO CRYSTALLINE SUBSTRATES
30
Patent #:
Issue Dt:
10/09/2001
Application #:
09466519
Filing Dt:
12/17/1999
Title:
FAST COMPARATOR SUITABLE FOR BIST AND BISR APPLICATIONS
31
Patent #:
Issue Dt:
07/24/2001
Application #:
09467182
Filing Dt:
12/20/1999
Title:
IMAGE REJECTION IN LOGIC-BASED ARCHITECTURE FOR FSK MODULATION AND DEMODULATION
32
Patent #:
Issue Dt:
09/11/2001
Application #:
09467183
Filing Dt:
12/20/1999
Title:
LOGIC-BASED ARCHITECTURE FOR FSK MODULATION AND DEMODULATION
33
Patent #:
Issue Dt:
10/09/2001
Application #:
09467193
Filing Dt:
12/20/1999
Title:
HOST REGISTER INTERFACE TESTING ON BIT STREAM BASED SYSTEMS
34
Patent #:
Issue Dt:
07/24/2001
Application #:
09468711
Filing Dt:
12/21/1999
Title:
NON-UNIFORM DELAY STAGES TO INCREASE THE OPERATING FREQUENCY RANGE OF DELAY LINES
35
Patent #:
Issue Dt:
09/11/2001
Application #:
09469730
Filing Dt:
12/21/1999
Title:
RECEIVE DESERIALIZER FOR REGENERATING PARALLEL DATA SERIALLY TRANSMITTED OVER MULTIPLE CHANNELS
36
Patent #:
Issue Dt:
06/26/2001
Application #:
09469947
Filing Dt:
12/21/1999
Title:
APPARATUS AND METHOD FOR REDUCING IMPAIRMENTS FROM NONLINEAR FIBER EFFECTS IN 1550 NANOMETER EXTERNAL MODULATION LINKS
37
Patent #:
Issue Dt:
11/14/2000
Application #:
09471103
Filing Dt:
12/21/1999
Title:
MATCH LINE CONTROL CIRCUIT FOR CONTENT ADDRESSABLE MEMORY
38
Patent #:
Issue Dt:
03/06/2001
Application #:
09477591
Filing Dt:
01/04/2000
Title:
METHOD AND DEVICE FOR CONTROLLING DATA FLOW THROUGH AN IO CONTROLLER
39
Patent #:
Issue Dt:
07/31/2001
Application #:
09481467
Filing Dt:
01/11/2000
Title:
Flattened Resistance Response For An Electrical Output Driver
40
Patent #:
Issue Dt:
07/03/2001
Application #:
09481891
Filing Dt:
01/12/2000
Title:
BUILT-IN SELF-TEST UNIT HAVING A RECONFIGURABLE DATA RETENTION TEST
41
Patent #:
Issue Dt:
05/22/2001
Application #:
09483559
Filing Dt:
01/14/2000
Title:
Method and apparatus for converting between byte lengths and burdened burst lengths in a high speed cable modem
42
Patent #:
Issue Dt:
08/21/2001
Application #:
09484050
Filing Dt:
01/18/2000
Title:
Beam Homogenizer
43
Patent #:
Issue Dt:
02/20/2001
Application #:
09488069
Filing Dt:
01/19/2000
Title:
Charge pump with no diode drop at output stage
44
Patent #:
Issue Dt:
11/14/2000
Application #:
09492511
Filing Dt:
01/27/2000
Title:
Method and apparatus for low-power charge transition in an I/O sytem of an integrated circuit
45
Patent #:
Issue Dt:
11/06/2001
Application #:
09493287
Filing Dt:
01/28/2000
Title:
Phase splitter
46
Patent #:
Issue Dt:
06/05/2001
Application #:
09497652
Filing Dt:
02/03/2000
Title:
Current stacked bandgap reference voltage source
47
Patent #:
Issue Dt:
01/09/2001
Application #:
09498492
Filing Dt:
02/03/2000
Title:
Circuit and method for accurately mirroring currents in application specific integrated circuits
48
Patent #:
Issue Dt:
08/07/2001
Application #:
09498543
Filing Dt:
02/04/2000
Title:
Temperature insensitive capacitor load memory cell
49
Patent #:
Issue Dt:
08/21/2001
Application #:
09504515
Filing Dt:
02/15/2000
Title:
Charge pump for low-voltage, low-jitter phase locked loops
50
Patent #:
Issue Dt:
10/16/2001
Application #:
09513018
Filing Dt:
02/25/2000
Title:
Comparator metastability performance from an enhanced comparator detection circuit
51
Patent #:
Issue Dt:
04/10/2001
Application #:
09515474
Filing Dt:
02/29/2000
Title:
Soldering optical subassemblies
52
Patent #:
Issue Dt:
04/24/2001
Application #:
09515533
Filing Dt:
02/29/2000
Title:
Feed-forward compensation scheme for feedback circuits
53
Patent #:
Issue Dt:
10/09/2001
Application #:
09517700
Filing Dt:
03/02/2000
Title:
Control arrangement for optical mechanical switches
54
Patent #:
Issue Dt:
10/30/2001
Application #:
09523154
Filing Dt:
03/10/2000
Title:
Method and mold for producing an electrooptical module, and electrooptical module
55
Patent #:
Issue Dt:
10/23/2001
Application #:
09523505
Filing Dt:
03/10/2000
Title:
Slim rate/propagation delay selection circuit
56
Patent #:
Issue Dt:
05/15/2001
Application #:
09524734
Filing Dt:
03/14/2000
Title:
Multi-port semiconductor memory and compiler having capacitance compensation
57
Patent #:
Issue Dt:
08/14/2001
Application #:
09525995
Filing Dt:
03/15/2000
Title:
Circuit and method for control of amplifier operating angle
58
Patent #:
Issue Dt:
09/04/2001
Application #:
09534145
Filing Dt:
03/23/2000
Title:
Battery charger with improved overcharge protection mechanism and method of operation thereof
59
Patent #:
Issue Dt:
11/06/2001
Application #:
09536527
Filing Dt:
03/28/2000
Title:
Passive sample and hold in an active switched capacitor circuit
60
Patent #:
Issue Dt:
10/30/2001
Application #:
09537300
Filing Dt:
03/29/2000
Title:
High slew-rate operational amplifier architecture
61
Patent #:
Issue Dt:
01/30/2001
Application #:
09542078
Filing Dt:
04/03/2000
Title:
Self-timing circuit for semiconductor memory devices
62
Patent #:
Issue Dt:
10/09/2001
Application #:
09544235
Filing Dt:
04/07/2000
Title:
Process for fabricating micromechanical devices
63
Patent #:
Issue Dt:
07/17/2001
Application #:
09548498
Filing Dt:
04/13/2000
Title:
Phase-locked loop with built-in self-test of phase margin and loop gain
64
Patent #:
Issue Dt:
03/13/2001
Application #:
09559216
Filing Dt:
04/26/2000
Title:
Process for fabricating an optical mirror array
65
Patent #:
Issue Dt:
04/24/2001
Application #:
09560271
Filing Dt:
04/26/2000
Title:
Built-in redundancy architecture for computer memories
66
Patent #:
Issue Dt:
06/26/2001
Application #:
09562058
Filing Dt:
05/01/2000
Title:
Reduced line select decoder for a memory array
67
Patent #:
Issue Dt:
10/30/2001
Application #:
09562306
Filing Dt:
05/01/2000
Title:
Power supply loss detector method and apparatus
68
Patent #:
Issue Dt:
11/06/2001
Application #:
09563874
Filing Dt:
05/03/2000
Title:
Baseland digital offset correction
69
Patent #:
Issue Dt:
09/25/2001
Application #:
09564769
Filing Dt:
05/04/2000
Title:
Method of fabricating heterointerface devices having diffused junctions
70
Patent #:
Issue Dt:
09/25/2001
Application #:
09568389
Filing Dt:
05/10/2000
Title:
Systems and methods for maintaining board signal integrity
71
Patent #:
Issue Dt:
02/20/2001
Application #:
09570746
Filing Dt:
05/13/2000
Title:
Selective match line discharging in a partitioned content addressable memory array
72
Patent #:
Issue Dt:
09/04/2001
Application #:
09571912
Filing Dt:
05/16/2000
Title:
Power-up circuit for analog circuits
73
Patent #:
Issue Dt:
07/03/2001
Application #:
09574744
Filing Dt:
05/18/2000
Title:
Cam array with minimum cell size
74
Patent #:
Issue Dt:
07/10/2001
Application #:
09574860
Filing Dt:
05/19/2000
Title:
Power-up circuit for analog circuit
75
Patent #:
Issue Dt:
03/20/2001
Application #:
09580307
Filing Dt:
05/26/2000
Title:
Analog to digital converter
76
Patent #:
Issue Dt:
02/20/2001
Application #:
09583505
Filing Dt:
05/31/2000
Title:
Single-poly non-volatile memory cell having low-capacitance erase gate
77
Patent #:
Issue Dt:
10/16/2001
Application #:
09584010
Filing Dt:
05/30/2000
Title:
RF Connector with impedance matching tab
78
Patent #:
Issue Dt:
06/19/2001
Application #:
09590779
Filing Dt:
06/08/2000
Title:
Row redundancy in a content addressable memory
79
Patent #:
Issue Dt:
08/21/2001
Application #:
09624618
Filing Dt:
07/24/2000
Title:
Method & apparatus for 50% duty-cycle programmable divided-down clock with even and odd divisor rates
80
Patent #:
Issue Dt:
09/04/2001
Application #:
09630494
Filing Dt:
08/02/2000
Title:
IMPEDANCE-MATCHED, VOLTAGE-MODE H-BRIDGE WRITE DRIVERS
81
Patent #:
Issue Dt:
07/31/2001
Application #:
09639139
Filing Dt:
08/15/2000
Title:
Method and structure for uniform height solder bumps on a semiconductor wafer
82
Patent #:
Issue Dt:
07/10/2001
Application #:
09641085
Filing Dt:
08/17/2000
Title:
External pull-up resistor detection and compensation of output buffer
83
Patent #:
Issue Dt:
11/06/2001
Application #:
09675400
Filing Dt:
09/29/2000
Title:
Variable impedance circuit
84
Patent #:
Issue Dt:
07/24/2001
Application #:
09678502
Filing Dt:
10/02/2000
Title:
CAM array with minimum cell size
85
Patent #:
Issue Dt:
09/11/2001
Application #:
09705030
Filing Dt:
11/02/2000
Title:
Laser fuse circuit design
86
Patent #:
Issue Dt:
09/11/2001
Application #:
09708342
Filing Dt:
11/08/2000
Title:
Merged NPN and PNP transistor stack for low noise and low supply voltage bandgap
87
Patent #:
Issue Dt:
09/18/2001
Application #:
09734999
Filing Dt:
12/12/2000
Title:
System for programmable chip initialization
88
Patent #:
Issue Dt:
07/31/2001
Application #:
09753874
Filing Dt:
01/03/2001
Title:
DIGITAL TO ANALOG CONVERTER WITH REDUCED RINGING
Assignor
1
Exec Dt:
05/09/2018
Assignee
1
1 YISHUN AVENUE 7
SINGAPORE, SINGAPORE 768923
Correspondence name and address
FOLEY & LARDNER LLP/ BROADCOM CORPORATIO
3000 K STREET N.W.
SUITE 600
WASHINGTON, DC 20007-5109

Search Results as of: 05/28/2024 05:34 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT