Total properties:
38
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09916161
|
Filing Dt:
|
07/25/2001
|
Publication #:
|
|
Pub Dt:
|
05/08/2003
| | | | |
Title:
|
HIGH PERFORMANCE MEMORY EFFICIENT VARIABLE-LENGTH CODING DECODER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
09974521
|
Filing Dt:
|
10/09/2001
|
Publication #:
|
|
Pub Dt:
|
04/10/2003
| | | | |
Title:
|
PREDICTIVE RESOURCE ALLOCATION IN COMPUTING SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2004
|
Application #:
|
10010596
|
Filing Dt:
|
12/05/2001
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
METHOD AND SYSTEM FOR INCREASING AVAILABILITY AND PROXIMITY OF BASE STATIONS FOR CELLULAR COMMUNICATIONS VIA MOBILE BASE STATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2005
|
Application #:
|
10029502
|
Filing Dt:
|
12/21/2001
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
IC FOR UNIVERSAL COMPUTING WITH NEAR ZERO PROGRAMMING COMPLEXITY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
10136055
|
Filing Dt:
|
04/29/2002
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
SCRIPTING LANGUAGE FOR PROCESSING TYPED STRUCTURED DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
10189791
|
Filing Dt:
|
07/03/2002
|
Publication #:
|
|
Pub Dt:
|
01/22/2004
| | | | |
Title:
|
METHOD AND SYSTEM FOR REAL-TIME MULTITASKING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2007
|
Application #:
|
10192391
|
Filing Dt:
|
07/09/2002
|
Title:
|
METHOD AND SYSTEM FOR A FLOATING POINT MULTIPLY-ACCUMULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
10199923
|
Filing Dt:
|
07/18/2002
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
Title:
|
CONSUMER PRODUCT DISTRIBUTION IN THE EMBEDDED SYSTEM MARKET
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
10223205
|
Filing Dt:
|
08/16/2002
|
Publication #:
|
|
Pub Dt:
|
02/19/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR WATERMARKING BINARY COMPUTER CODE WITH MODIFIED COMPILER OPTIMIZATIONS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10223256
|
Filing Dt:
|
08/16/2002
|
Publication #:
|
|
Pub Dt:
|
02/19/2004
| | | | |
Title:
|
Method and apparatus for watermarking binary computer code
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
10263941
|
Filing Dt:
|
10/02/2002
|
Title:
|
METHOD AND SYSTEM FOR IMPLEMENTING A LOW-COMPLEXITY SCHEME IN COLOR CONVERSION AND DOWN-SAMPLING OF IMAGE CODECS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10264485
|
Filing Dt:
|
10/04/2002
|
Publication #:
|
|
Pub Dt:
|
04/08/2004
| | | | |
Title:
|
Retargetable compiler for multiple and different hardware platforms
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
10286633
|
Filing Dt:
|
11/01/2002
|
Title:
|
SECURE STORAGE OF PROGRAM CODE FOR AN EMBEDDED SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
10340060
|
Filing Dt:
|
01/10/2003
|
Title:
|
METHOD AND SYSTEM FOR PROVIDING AN EXCITATION-PATTERN BASED AUDIO CODING SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
10342888
|
Filing Dt:
|
01/14/2003
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
DIGITAL PROCESSING ARCHITECTURE USING COMPILED DATAFLOW DEFINITION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2008
|
Application #:
|
10356671
|
Filing Dt:
|
01/31/2003
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
SYSTEM FOR HARDWARE ASSISTED FREE LIST MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
10367188
|
Filing Dt:
|
02/13/2003
|
Publication #:
|
|
Pub Dt:
|
01/19/2006
| | | | |
Title:
|
ARITHMETIC NODE INCLUDING GENERAL DIGITAL SIGNAL PROCESSING FUNCTIONS FOR AN ADAPTIVE COMPUTING MACHINE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
10386896
|
Filing Dt:
|
03/11/2003
|
Publication #:
|
|
Pub Dt:
|
04/22/2004
| | | | |
Title:
|
RECONFIGURABLE FILTER NODE FOR AN ADAPTIVE COMPUTING MACHINE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2007
|
Application #:
|
10443554
|
Filing Dt:
|
05/21/2003
|
Publication #:
|
|
Pub Dt:
|
01/15/2004
| | | | |
Title:
|
DATA DISTRIBUTOR IN A COMPUTATION UNIT FORWARDING NETWORK DATA TO SELECT COMPONENTS IN RESPECTIVE COMMUNICATION METHOD TYPE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
10443596
|
Filing Dt:
|
05/21/2003
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
Title:
|
PROCESSING ARCHITECTURE FOR A RECONFIGURABLE ARITHMETIC NODE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
10459859
|
Filing Dt:
|
06/12/2003
|
Title:
|
METHOD AND SYSTEM FOR REDUCING THE TIME-TO-MARKET CONCERNS FOR EMBEDDED SYSTEM DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
10612202
|
Filing Dt:
|
07/01/2003
|
Publication #:
|
|
Pub Dt:
|
01/06/2005
| | | | |
Title:
|
SYSTEM FOR FREQUENCY-DOMAIN SCALING FOR DISCRETE COSINE TRANSFORM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2007
|
Application #:
|
10626479
|
Filing Dt:
|
07/23/2003
|
Publication #:
|
|
Pub Dt:
|
08/26/2004
| | | | |
Title:
|
INPUT PIPELINE REGISTERS FOR A NODE IN AN ADAPTIVE COMPUTING ENGINE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
10628036
|
Filing Dt:
|
07/24/2003
|
Publication #:
|
|
Pub Dt:
|
05/13/2004
| | | | |
Title:
|
CACHE FOR INSTRUCTION SET ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
10628083
|
Filing Dt:
|
07/24/2003
|
Publication #:
|
|
Pub Dt:
|
05/13/2004
| | | | |
Title:
|
CACHE FOR INSTRUCTION SET ARCHITECTURE USING INDEXES TO ACHIEVE COMPRESSION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
10641976
|
Filing Dt:
|
08/14/2003
|
Publication #:
|
|
Pub Dt:
|
02/17/2005
| | | | |
Title:
|
DATA FLOW CONTROL FOR ADAPTIVE INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2007
|
Application #:
|
10644621
|
Filing Dt:
|
08/19/2003
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
Title:
|
ASYNCHRONOUS, INDEPENDENT AND MULTIPLE PROCESS SHARED MEMORY SYSTEM IN AN ADAPTIVE COMPUTING ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2009
|
Application #:
|
10673678
|
Filing Dt:
|
09/29/2003
|
Publication #:
|
|
Pub Dt:
|
07/22/2004
| | | | |
Title:
|
SYSTEM AND METHOD USING EMBEDDED MICROPROCESSOR AS A NODE IN AN ADAPTABLE COMPUTING MACHINE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
10683563
|
Filing Dt:
|
10/10/2003
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
RECONFIGURABLE BIT-MANIPULATION NODE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
10719409
|
Filing Dt:
|
11/22/2003
|
Publication #:
|
|
Pub Dt:
|
09/16/2004
| | | | |
Title:
|
INPUT/OUTPUT CONTROLLER NODE IN AN ADAPTABLE COMPUTING ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2007
|
Application #:
|
10765556
|
Filing Dt:
|
01/26/2004
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
SYSTEM AND METHOD USING EMBEDDED MICROPROCESSOR AS A NODE IN AN ADAPTABLE COMPUTING MACHINE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
10784484
|
Filing Dt:
|
02/18/2004
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
Title:
|
VITERBI DECODER WITH SURVIVOR BITS STORED TO SUPPORT LOOK-AHEAD ADDRESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
10881850
|
Filing Dt:
|
06/29/2004
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
Title:
|
ULTRA-DROWSY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
10889530
|
Filing Dt:
|
07/12/2004
|
Publication #:
|
|
Pub Dt:
|
01/12/2006
| | | | |
Title:
|
EQUALIZATION FOR DMT AND OFDM COMMUNICATION SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
10937728
|
Filing Dt:
|
09/09/2004
|
Publication #:
|
|
Pub Dt:
|
02/17/2005
| | | | |
Title:
|
INTERNAL SYNCHRONIZATION CONTROL FOR ADAPTIVE INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
11125852
|
Filing Dt:
|
05/09/2005
|
Publication #:
|
|
Pub Dt:
|
08/30/2007
| | | | |
Title:
|
PROCESSOR FOR VIDEO DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
11125854
|
Filing Dt:
|
05/09/2005
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
PROCESSOR FOR VIDEO DATA ENCODING/DECODING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
11473340
|
Filing Dt:
|
06/21/2006
|
Publication #:
|
|
Pub Dt:
|
01/11/2007
| | | | |
Title:
|
METHOD FOR ESTIMATING COST WHEN PLACING OPERATIONS WITHIN A MODULO SCHEDULER WHEN SCHEDULING FOR PROCESSORS WITH A LARGE NUMBER OF FUNCTION UNITS OR RECONFIGURABLE DATA PATHS
|
|